

## All Band TV Tuner IC with On-chip PLL

### Description

The CXA3205N is a monolithic TV tuner IC which integrates local oscillator and mixer circuits for VHF band, local oscillator and mixer circuits for UHF band, an IF amplifier and a tuning PLL onto a single chip, enabling further miniaturization of the tuner. The PLL on this IC supports the I<sup>2</sup>C bus format.

### Features

- Low noise figure
- Low power consumption (5 V, 58 mA typ.)
- On-chip tuning PLL (I<sup>2</sup>C bus format)
- Selection of frequency steps 31.25 kHz, 50 kHz and 62.5 kHz
- On-chip 4-output band switch
- IF balanced output


### Applications

- TV tuners
- VCR tuners
- CATV tuners

### Structure

Bipolar silicon monolithic IC

30 pin SSOP (Plastic)



### Absolute Maximum Ratings (Ta = 25 °C)

• Supply voltage	Vcc1, Vcc2	-0.3 to +5.5	V
	Vcc3	-0.3 to +10.0	V
• Storage temperature	Tstg	-55 to +150	°C
• Allowable power dissipation	P <sub>D</sub>	880	mW
		(when mounted on a substrate)	


### Operating Conditions

• Supply voltage	Vcc1, Vcc2	4.75 to 5.30	V
	Vcc3	4.75 to 9.45	V
• Operating temperature	Topr	-25 to +75	°C

**Note)** Electrostatic discharge strength is weak, and care should be taken in handling this IC.

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

## Block Diagram and Pin Configuration



## Pin Description

Pin No.	Symbol	Equivalent circuit	Pin voltage (V)	Description
1	SCL		—	Clock input.
2	SDA		—	Data I/O.
3	ADSW		1.25 (when open)	Address selection. This pin controls bits 2 and 1 of the address byte.
4	FMT		ON : 4.9 OFF : 0	4 : Output for FM TRAP. 5 : Power supply output for VL band. 6 : Power supply pin for VH band. 7 : Power supply output for UHF band.
5	BVL			The pin corresponding to the selected band goes High.
6	BVH			
7	BU			
8	Vcc1			Analog circuit power supply.
9	MIXout1			
10	MIXout2			Mixer outputs.
11	GND1	—	—	Analog circuit GND.

Pin No.	Symbol	Equivalent circuit	Pin voltage (V)	Description
12	BYP		3.0 (when open)	VHF input GND and FMT/BU data switching.
13	VHFin		2.3 (VHF) 0 (UHF)	VHF input. The input format is unbalanced input.
14	UHFin1		0 (VHF) 2.3 (UHF)	UHF inputs. The input method can be selected from balanced input or unbalanced input.
15	UHFin2		0 (VHF) 2.3 (UHF)	
16	VOSC1		3 (VHF) 3.1 (UHF)	External resonance circuit connection for VHF oscillator.
18	VOSC2		4.0 (VHF) 5.0 (UHF)	
17	GND		—	GND
19	UOSC1		3.2 (VHF) 2.9 (UHF)	External resonance circuit connection for UHF oscillator.
21	UOSC2		3.2 (VHF) 2.9 (UHF)	
20	MS		1.5 (when open)	Frequency step mode selection. Five modes can be selected according to the applied voltage.

Pin No.	Symbol	Equivalent circuit	Pin voltage (V)	Description
22	Vcc2	—	—	PLL circuit power supply.
23	GND2	—	—	PLL circuit GND.
24	IFOUT2		3.0	IF outputs.
25	IFOUT1		3.0	
26	LOCK		5.0 (Lock) 0.2 (UNLock)	LOCK detection. High when locked, Low when unlocked.
27	CPE		0.6	NPN transistor connection for varicap diode drive.
28	CPO		2.0	
29	REFOSC		4.3	Crystal connection for reference oscillator.
30	Vcc3	—	—	Power supply for external supply.

**Electrical Characteristics** See the Electrical Characteristics Measurement Circuit.

Circuit Current

(Vcc=5 V, Ta=25 °C)

Item	Symbol	Measurement conditions	Min.	Typ.	Max.	Unit
Circuit current A	Alccv	Vcc1 current, Band switch output open during VHF operation	36	47	61	mA
	Alccu	Vcc1 current, Band switch output open during UHF operation	37	48	62	mA
Circuit current D	Dlcc	Vcc2 current	7	11	15	mA

## OSC/MIX/IF Amplifier Block


Item	Symbol	Measurement conditions	Min.	Typ.	Max.	Unit
Conversion gain *1, *5	CG1	VHF operation $f_{RF} = 55$ MHz	24	28	31	dB
	CG2	VHF operation $f_{RF} = 360$ MHz	25	29	32	dB
	CG3	UHF operation $f_{RF} = 360$ MHz	29	33	36	dB
	CG4	UHF operation $f_{RF} = 800$ MHz	30	34	37	dB
Noise figure *1, *2	NF1	VHF operation $f_{RF} = 55$ MHz		12	15	dB
	NF2	VHF operation $f_{RF} = 360$ MHz		11	14	dB
	NF3	UHF operation $f_{RF} = 360$ MHz		8.5	12.5	dB
	NF4	UHF operation $f_{RF} = 800$ MHz		9.5	13.5	dB
1 % cross modulation *1, *3	CM1	VHF operation $f_D = 55$ MHz, $f_{UD} = \pm 12$ MHz	97	101		$\text{dB}\mu$
	CM2	VHF operation $f_D = 360$ MHz, $f_{UD} = \pm 12$ MHz	96	100		$\text{dB}\mu$
	CM3	UHF operation $f_D = 360$ MHz, $f_{UD} = \pm 12$ MHz	92	96		$\text{dB}\mu$
	CM4	UHF operation $f_D = 800$ MHz, $f_{UD} = \pm 12$ MHz	88	92		$\text{dB}\mu$
Maximum output power	Pomax	50 Ω load saturation output	+9	+14		dBm
Switch ON drift *4	Δfsw1	VHF operation $f_{osc} = 100$ MHz Δf from 3 s to 3 min after switch ON			±300	kHz
	Δfsw2	VHF operation $f_{osc} = 405$ MHz Δf from 3 s to 3 min after switch ON			±400	kHz
	Δfsw3	UHF operation $f_{osc} = 405$ MHz Δf from 3 s to 3 min after switch ON			±400	kHz
	Δfsw4	UHF operation $f_{osc} = 845$ MHz Δf from 3 s to 3 min after switch ON			±500	kHz
Supply voltage drift *4	Δfst1	VHF operation $f_{osc} = 100$ MHz Δf when Vcc 5 V changes ±5 %			±150	kHz
	Δfst2	VHF operation $f_{osc} = 405$ MHz Δf when Vcc 5 V changes ±5 %			±250	kHz
	Δfst3	UHF operation $f_{osc} = 405$ MHz Δf when Vcc 5 V changes ±5 %			±200	kHz
	Δfst4	UHF operation $f_{osc} = 845$ MHz Δf when Vcc 5 V changes ±5 %			±250	kHz

- \*1 Measured value for untuned inputs.
- \*2 Noise figure is the direct-reading value of NF meter in DSB.
- \*3 Desired signal ( $f_D$ ) input level is  $-30$  dBm. Undesired signal ( $f_{UD}$ ) is  $100$  kHz,  $30\%$  AM at  $\pm 12$  MHz.  
The measurement value is undesired signal level, it measured with a spectrum analyzer at  $S/I=46$  dB.
- \*4 Value when the PLL is not operating.
- \*5 Loss caused by external parts connected to Pins 24 and 25 is compensated.  
This is the value converted to IC output pin amplitude.

## PLL Block

Item	Symbol	Measurement conditions	Min.	Typ.	Max.	Unit
SDA, SCL						
"H" level input voltage	V <sub>IH</sub>		3		V <sub>CC</sub>	V
"L" level input voltage	V <sub>IL</sub>		GND		1.5	V
"H" level input current	I <sub>IH</sub>	V <sub>IH</sub> = V <sub>CC</sub>		0	-0.1	μA
"L" level input current	I <sub>IL</sub>	V <sub>IL</sub> = GND		-1	-2	μA
SDA "L" output voltage	L <sub>SDA</sub>	Sink current = 3 mA			0.4	V
Clock input hysteresis	C <sub>IHYS</sub>		0.25	0.4	0.65	V
Clock rate	C <sub>IRATE</sub>				0.5	MHz
CPO (charge pump)						
Output current 1	I <sub>CPO1</sub>	Byte4/Bit6 = 0	±35	±50	±75	μA
Output current 2	I <sub>CPO2</sub>	Byte4/Bit6 = 1	±140	±200	±300	μA
Leak current 1	LeakCP1	Byte4/Bit6 = 0			30	nA
Leak current 2	LeakCP2	Byte4/Bit6 = 1			100	μA
REFOSC						
Oscillator frequency range	F <sub>XTOOSC</sub>		3		12	MHz
Input capacitance	C <sub>XTOOSC</sub>		17.5	19	20.5	pF
Drive level	V <sub>XTOOSC</sub>		200	400		mVp-p
BVL, BVH, BU (Band SW)						
Output current	I <sub>Bs1</sub>	When ON			-25	mA
Saturation voltage	V <sub>SAT1</sub>	When ON Sink current = 20 mA		100	200	mV
Leak current	LeakBS1	When OFF		0.5	3	μA
FMT (Band SW)						
Output current	I <sub>Bs2</sub>	When ON			-7	mA
Saturation voltage	V <sub>SAT2</sub>	When ON Sink current = 5 mA		75	150	mV
Leak current	LeakBS2	When OFF		0.03	0.1	μA
Bus timing						
SCL clock frequency	f <sub>SCL</sub>		0		400	kHz
Start waiting time	t <sub>WSTA</sub>	See Timing Chart on Page 15.	1300			ns
Start hold time	t <sub>HSTA</sub>	See Timing Chart on Page 15.	600			ns
Low hold time	t <sub>LOW</sub>	See Timing Chart on Page 15.	1300			ns
High hold time	t <sub>HIGH</sub>	See Timing Chart on Page 15.	600			ns
Start setup time	t <sub>SSTA</sub>	See Timing Chart on Page 15.	600			ns
Data hold time	t <sub>HDAT</sub>	See Timing Chart on Page 15.	1300			ns
Data setup time	t <sub>SDAT</sub>	See Timing Chart on Page 15.	600			ns
Rise time	t <sub>R</sub>	See Timing Chart on Page 15.			300	ns
Fall time	t <sub>F</sub>	See Timing Chart on Page 15.			300	ns
Stop setup time	t <sub>SSTO</sub>	See Timing Chart on Page 15.	600			ns

## Electrical Characteristics Measurement Circuit



## Description of Functions

The CXA3205N is a ground wave broadcast tuner IC which converts frequencies to IF in order to tune and detect only the desired reception frequency of VHF, CATV and UHF band signals.

In addition to the mixer, local oscillator and IF amplifier circuits required for frequency conversion to IF, this IC also integrates a PLL circuit for local oscillator frequency control onto a single chip.

The functions of the various circuits are described below.

### 1. Mixer circuit

This circuit outputs the frequency difference between the signal input to VHFIN or UHFIN and the local oscillation signal.

### 2. Local oscillator circuit

A VCO is formed by externally connecting an LC resonance circuit composed of a varicap diode and inductance.

### 3. IF amplifier circuit

This circuit amplifies the mixer IF output, and consists of an amplifier stage and low impedance output stage.

### 4. PLL circuit

This PLL circuit fixes the local oscillator frequency to the desired frequency. It consists of a prescaler, main divider, reference divider, phase comparator, charge pump and reference oscillator. The control format supports the I<sup>2</sup>C bus format. The following five modes can be selected according to the combination of the frequency division values of the main and reference dividers.

Mode	Main divider	Reference divider
B-0	15 bit	1024 fixed
B-1	14 bit	512 fixed
B-2	15 bit	640 fixed
B-3	15 bit	512 fixed
B-4	15 bit	512/1024 switching

## Description of Analog Block Operation

(See the Electrical Characteristics Measurement Circuit.)

### **VHF oscillator circuit**

- This circuit is a differential amplifier type oscillator circuit.  
Pin 18 is the output and Pin 16 is the input.  
Oscillation is performed by connecting an LC resonance circuit including a varicap to Pin 18 via coupled capacitance, inputting to Pin 16 with feedback capacitance, and applying positive feedback.
- Pin 18 is an open collector, so power must be supplied via the resonance circuit inductance or by the resistance or microinductor. The electric potential of Pin 18 at this time must be DC 3.5 V or more.
- The amplifier between Pins 16 and 18 has an extremely high gain. Therefore, care should be taken to avoid creating parasitic capacitance, resistance or other feedback loops as this may produce abnormal oscillation.

### **VHF mixer circuit**

- The mixer circuit employs a double balance mixer with little local oscillation signal leakage.  
The input format is base input type, with Pin 12 grounded and the RF signal input to Pin 13.
- The RF signal is inserted from the oscillator, converted to IF frequency and output from Pins 9 and 10.
- Pins 9 and 10 are open collectors, so power must be supplied externally. The electric potential of Pins 9 and 10 at this time must be DC 4.0 V or more.

### **UHF oscillator circuit**

- This oscillator circuit is designed so that two collector ground type Colpitts oscillators perform differential oscillation operation via an LC resonance circuit including a varicap. An LC resonance circuit including a varicap is connected between Pins 19 and 21.
- This circuit contains resonance capacitance comprising Colpitts oscillators, so the LC resonance circuit connected to Pins 19 and 21 oscillates at the frequency indicating the inductance characteristics.

### **UHF mixer circuit**

- This circuit employs a double balance mixer like the VHF mixer circuit.  
The input format is base input type, with Pins 14 and 15 as the RF input pins. The input method can be selected from balanced input consisting of differential input to Pins 14 and 15 or unbalanced input consisting of grounding Pin 14 via a capacitor and input to Pin 15.
- Pins 9 and 10 are the mixer outputs.
- Pins 9 and 10 are open collectors, so power must be supplied externally. The electric potential of Pins 9 and 10 at this time must be DC 4.0 V or more.

### **IF amplifier circuit**

- The signals frequency converted by the mixer are output from Pins 9 and 10, and at the same time are AC coupled inside the IC and input to the IF amplifier.
- Single-tuned filters are connected to Pins 9 and 10 in order to improve the interference characteristics of the IF amplifier.
- The signal amplified by the IF amplifier is balanced output from Pins 24 and 25.  
The output impedance is approximately  $35\ \Omega$ .

### Description of PLL Block

The PLL on this IC supports the I<sup>2</sup>C bus control format. The control pins are as shown in the table below.

Symbol	Description
ADSW	Address selection
SCL	SCL input
SDA	SDA I/O

### 1) Mode Setting Method

The modes for each frequency step are set according to the MS pin voltage.

Mode	MS pin voltage	Main divider	Reference divider	Reference frequency	Frequency step*
B-0	0 to 0.15 Vcc	15 bit	1024	3.90625 kHz	31.25 kHz
B-1	OPEN	14 bit	512	7.8125 kHz	62.5 kHz
B-2	0.45 Vcc to 0.55 Vcc	15 bit	640	6.25 kHz	50 kHz
B-3	0.65 Vcc to 0.75 Vcc	15 bit	512	7.8125 kHz	62.5 kHz
B-4	0.85 Vcc to Vcc	15 bit	512/ 640/ 1024	7.8125 kHz/ 6.25 kHz/ 3.90625 kHz	62.5 kHz/ 50 kHz/ 31.25 kHz

\* Frequency step is for when X'tal OSC = 4 MHz.

### 2) Address Setting

The responding address can be changed according to the ADSW pin voltage, so that multiple PLL can exist within one system.

#### Address

ADSW pin voltage	MA1	MA0
0 to 0.1 Vcc	0	0
OPEN or 0.2 Vcc to 0.3 Vcc	0	1
0.4 Vcc to 0.6 Vcc	1	0
0.9 Vcc to Vcc	1	1

### 3) Programming

The VCO lock frequency is obtained according to the following formula.

$$f_{osc} = f_{ref} \times 8 \times (32 M + S)$$

$f_{osc}$  : local oscillator frequency

$f_{ref}$  : reference frequency

8 : prescaler fixed frequency division ratio

M : main divider frequency division ratio

S : swallow counter frequency division ratio

The variable frequency division ranges of M and S are as follows, and are set as binary.

$32 \leq M \leq 1023$  ( $32 \leq M \leq 511$  for B-1 mode)

$0 \leq S \leq 31$

3-1) The normal control format is as follows.

3-1-1 : B-0/B-1/B-2/B-3 Modes

Write-mode : Slave Receiver

	MSB							LSB	
MODE	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	
Address byte	1	1	0	0	0	MA1	MA0	0	A
Divider byte 1	0	M9*	M8	M7	M6	M5	M4	M3	A
Divider byte 2	M2	M1	M0	S4	S3	S2	S1	S0	A
Control byte	1	CP	T1	CD	X	X	X	OS	A
Band SW byte	X	X	X	X	BU	FMT	BVH	BVL	A

X : Don't care

\* M9 is "0" for B-1 mode.

3-1-2 : B-4 Mode

Write-mode : Slave Receiver

	MSB							LSB	
MODE	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	
Address byte	1	1	0	0	0	MA1	MA0	0	A
Divider byte 1	0	M9	M8	M7	M6	M5	M4	M3	A
Divider byte 2	M2	M1	M0	S4	S3	S2	S1	S0	A
Control byte	1	CP	T1	CD	X	R1	R0	OS	A
Band SW byte	X	X	X	X	BU	FMT	BVH	BVL	A

X : Don't care

3-2) The BU and FMT data order can be switched by DC grounding the BYP pin (VHF input ground side).

### 3-2-1 : B-0/B-1/B-2/B-3 Modes

Write-mode : Slave Receiver

	MSB							LSB	
MODE	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	
Address byte	1	1	0	0	0	MA1	MA0	0	A
Divider byte 1	0	M9*	M8	M7	M6	M5	M4	M3	A
Divider byte 2	M2	M1	M0	S4	S3	S2	S1	S0	A
Control byte	1	CP	T1	CD	X	X	X	OS	A
Band SW byte	X	X	X	X	FMT	BU	BVH	BVL	A

X : Don't care

\* M9 is "0" for B-1 mode.

### 3-2-2 : B-4 Mode

Write-mode : Slave Receiver

	MSB							LSB	
MODE	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	
Address byte	1	1	0	0	0	MA1	MA0	0	A
Divider byte 1	0	M9	M8	M7	M6	M5	M4	M3	A
Divider byte 2	M2	M1	M0	S4	S3	S2	S1	S0	A
Control byte	1	CP	T1	CD	X	R1	R0	OS	A
Band SW byte	X	X	X	X	FMT	BU	BVH	BVL	A

X : Don't care

A : Acknowledge bit

MA0, MA1 : address setting

M0 to : main divider frequency division ratio setting

S0 to : swallow counter frequency division ratio setting

T1 : test mode selection (when "1")

CD : charge pump OFF (when "1")

OS : varicap output OFF (when "1")

CP : charge pump current switching (200 µA when "1", 50 µA when "0")

BVL : VL band switch control (output PNP Tr ON when "1")

BVH : VH band switch control (output PNP Tr ON when "1")

FMT : FM trap switch control (output PNP Tr ON when "1")

BU : UHF band switch control (output PNP Tr ON when "1")

R0, R1 : Reference divider frequency division ratio setting

Reference Divider Frequency Division Ratio Table

R1	R0	Reference divider
0	1	1024
1	1	512
X	0	640

X : Don't care

3-3) The read data format is as shown below.

Read-mode : Slave Transmitter


MODE	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	
Address byte	1	1	0	0	0	MA1	MA0	1	A
Status byte	PR	FL	1	1	1	X	X	X	A

A : acknowledge bit

PR : power-on reset

FL : lock detection signal

MA0, MA1 : address setting

**I<sup>2</sup>C BUS Timing Chart**

tsSTA =Start setup time

twSTA =Start waiting time

thSTA =Start hold time

tLOW =LOW clock pulse width

tHIGH =HIGH clock pulse width






tsDAT =Data setup time






thDAT =Data hold time



tsSTO =Stop setup time



tr =Rise time


tf =Fall time









**Tuning Response Time**





**VHF Input Impedance****UHF Input Impedance**

**IF Output Impedance**

**Package Outline** Unit : mm

**PACKAGE STRUCTURE**

SONY CODE	SSOP-30P-L01
EIAJ CODE	SSOP030-P-0056
JEDEC CODE	_____

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER/PALLADIUM PLATING
LEAD MATERIAL	42/COPPER ALLOY
PACKAGE MASS	0.1g

**NOTE : PALLADIUM PLATING**

This product uses S-PdPPF (Sony Spec.-Palladium Pre-Plated Lead Frame).