1.1GHz 2 Modulus Prescaler for Cellular Equipment

Description

The CXA1541M is a 1.1GHz 2 modulus prescaler developed for cellular equipment use. A low current consumption of 3.5mA and small package makes it most suitable for lowering power consumption and increasing the compactness of equipments.

Features


- Ultra-low power consumption (3.5mA at V_{CC}=5.0V)
- Rated maximum operating frequency provided at 1.1GHz
- Selection of 64/65 and 128/129 frequency dividers

Applications

1 GHz band radio communications of cellular equipment

Structure

Bipolar silicon monolithic IC



Absolute Maximum Ratings

- Supply voltage V_{CC} 7.0 V
 Operating temperature T_{opr} -35 to +85 °C
 Storage temperature
- T_{stg} −65 to +150 °C

 Allowable power dissipation


 P

 300 mW

Operating Conditions

• Supply voltage V_{cc} 4.5 to 5.5

Block Diagram and Pin Configuration



5

Pin Description

No. Symbol voltage (DC) INDUSTRICT SIGNAL TO SIGNAL TO SIGNAL TO SIGNAL THE ACCOUNT OF THE ACCO		PIN Description								
Input for signal frequency to be divided. Input for signal frequency to be divided. Differential input is used as in dicated by equivalent circuit. For single ended input, connect a capacitor to one of the input pins. SW (Open "L") Switchover for the frequency divided value (Refer to the Description of Operation) Output for frequency divided signal Output for frequency divided signal Switchover for the divider value (Refer to the Description of Operation) Switchover for the divider value (Refer to the Description of Operation) Switchover for the divider value (Refer to the Description of Operation)	Pın No.	Symbol	Reference pin voltage (DC)	Equivalent circuit	Description					
Switchover for the frequency divided signal SW (Open "L") Output for frequency divided signal Output for frequency divided signal MOD (Open "L") Switchover for the frequency divided signal Output for frequency divided signal Switchover for the frequency divided signal Switchover for the frequency divided signal	1	IN	2.2V	10k \$110k	divided. Differential input is used as in dicated by equivalent circuit. For single ended input, connect a					
3 SW (Open "L") Switchover for the frequency divider value (Refer to the Description of Operation) Output for frequency divided signal OUT 3.6V GND Output for frequency divided signal Switchover for the frequency divided signal Switchover for the frequency divided signal Switchover for the divider value (Refer to the Description of Operation)	8	XIN	2.2V	1 790k T						
3 SW (Open "L") 3 SW (Open "L") Switchover for the frequency divider value (Refer to the Description of Operation) Output for frequency divided signal GND Output for frequency divided signal Switchover for the frequency divided signal Switchover for the divider value (Refer to the Description of Operation) Switchover for the divider value (Refer to the Description of Operation)	2	Vcc	5.0V		V _{cc}					
Output for frequency divided signal Output for frequency divided signal GND GND Switchover for the divider value (Refer to the Description of Oper ation)	3	sw	(Open "L'")	3 80 k \$ 33 k \$ 12 k	Switchover for the frequency divider value (Refer to the Description of Operation)					
6 MOD (Open "L") Switchover for the divider value (Refer to the Description of Oper ation)	4	оит	3.6V	\$ 0.7m4						
6 MOD (Open "L") Switchover for the divider value (Refer to the Description of Oper ation)	5	GND	0V		GND					
7 NC - No connection	6	MOD	(Open ''L'')	6 TOK	Switchover for the divider value (Refer to the Description of Operation)					
· · · · · · · · · · · · · · · · · · ·	7	NC	_		No connection					


Ц

Electrical Characteristics

(Refer to Electrical Characteristics Test Circuit, V_{cc} =4.5V to 5.5V, Ta=-35°C to 85°C, C_L =2pF)

No.	Item		Symbol	Test condition	Test point	Min.	Тур.	Max.	Unit
1	Supply current		Icc	fin=1.1GHz Pin=-10dBm MOD, SW="H"	Icc		3.5	5.0	mA
2	Output amplitude		V _{out}	fin=1.1GHz Pin=-10dBm	4pin	1.0	1.5		Vp-p
3	Response in frequenc	•	fin		4pın	0.8		1.1	GHz
4	Allowable input level		Pin		1 pin	-10		0	dBm
5	"High" level voltage	MOD input	V _{IH}		6ріп	2.0			v
5	"Low" level voltage		VIL		6pin			0.8	>
6	"High" level voltage	SW input	V _{IH}		3pin	V _{cc} -0.1	V _{cc}	$V_{cc} + 0.1$	V
0	"Low" level voltage		VIL		3pın	-0.1	0	+0.1	٧
7	"High" level current	MOD input	l _{IH}	V _{IH} =V _{CC}	16			400	μА
'	"Low" level current		IIL	V _{IL} =0V	16	-200			μA
8	"High" level current	sw	l _{iH}	$V_{IH} = V_{CC}$	13			100	μА
$ $	"Low" level current	input	IIL	V _{IL} =OV	13	-10			μА
9	Module setup time		t _{SET}	fin=1 1GHz Pin=-10dBm	4pın		17	26	ns

Electrical Characteristics Test Circuit



Description of Operation


The table below gives the divider value settings.

SW	MOD	Divider		
н	Н	64		
	L	65		
,	Н	128		
	L	129		

The IN and XIN pins serve as inputs for the VCO oscillator signal. A differential input is used for input signals. For singe-ended input the XIN pin should be grounded through a capacitor (a 1000pF capacitor is recommended) and the IN pin used for signal input. The signal input to the IN pin is divided by a pre-set divider value and output to the OUT pin. The divider value is pre-set as follows. The SW pin is used to


determine whether a 64/65 or a 128/129 divider is to be used. This pin is usually connected to either V_{CC} or GND. The MOD pin is used to select divider values-between 64 and 65 or between 128 and 129. This MOD pin should be connected to the modulus controller output pin of the PLL frequency synthesizer IC. The rising and falling edges of the signal input to the MOD pin must be fast enough to provide the necessary time for module set-up. This IC synchronizes the output of a modulus controller with the falling edge of a comparator/divider and outputs the resultant signal to a PLL frequency synthesizer.

Timing Chart (For 2 modulus, 64/65 divider)



 When an extra cycle (65th cycle) occurs, the input signal is increased by one at the "High" to "Low" falling edge of the 1 st period.

Application Circuit





The CXA1541M is capable of functioning as PLL frequency synthesizer when configured with PLL synthesizer IC with 2 modulus prescaler controler, low pass filter, and voltage control oscillator. (This IC operates as a 64/65 divider at the above circuit.)

Notes on Operation


- Pins 1 and 8 process high frequency signals requiring the CXA1541 to use smaller protectly elements than
 a conventional IC. Therefore, its tolerance to static electricity is poor.
- The MOD pin is an input pin for switching divider values. An unstable input may cause a longer module set-up time or an incorrect divider value to be pre-set. A signal with a fast transition time of rise and fall time should be input to ensure smooth operation.
- A short lead should be used to connect the grounding capacitor to V_{CC} due to the high frequencies processed
- The drive capability of the CXA1541 has been minimized in order to reduce current consumption. Therefore Load capacitor must be less than 2pF.

Characteristic Graphs






Input Signal Level vs. Operating Frequency Characteristics 2 Ta=25°C




fin-Input signal frequency (MHz)

Supply current vs. Supply voltage (SW=MOD= "High", Ta=25°C)




Supply current vs. temperature (V_{cc}=5V, SW, MOD supply current included)




Ta-Ambient temperature ('C)

Set up time vs. temperature ($V_{cc} = 5V$)



Package Outline Unit: mm

8pin SOP (Plastic) 225mil



SONY NAME SOP-8P-L03
EIAJ NAME *SOP008-P-0225-A
JEDEC CODE

Package Name

Туре		Package name			Features				
		Symbol Description		Package	Matenal*	Lead pitch	Lead shape	Lead pull out direction	
Inserted		DIP	DUAL IN-LINE PACKAGE	· HINHHINNIN	P C	2.54mm (100MIL)	Through Hole Lead	2-direction	
	Standard	SIP	SINGLE IN LINE PACKAGE	MULL	P	2 54mm (100MIL)	Through Hole Lead	1-direction	
		ZIP	ZIG ZAG IN-LINE PACKAGE		P	2 54mm (100MIL) Zig·Zag in-line	Through Hole Lead	1-direction	
		PGA	PIN GRID ARRAY		С	2.54mm (100MIL)	Through Hole Lead	Package under side	
		PIGGY BACK	PIGGY BACK		С	2 54mm (100MIL)	Through Hole Lead	2-direction	
	Shrink	SDIP	SHRINK DUAL IN-LINE PACKAGE	Hilliging and the second	P	1 778mm (70MIL)	Through Hole Lead	2-direction	
		SZIP	SHRINK ZIG-ZAG IN-LINE PACKAGE		Р	1 778mm (70MIL) Zig·Zag in·line	Through Hole Lead	1-direction	
Surface mounted	Standard flat package	QFP	QUAD FLAT L LEADED PACKAGE	Manage Manage	P C	1.0mm 0.8mm 0.65mm	Gull- Wing	4-direction	
		SOP	SMALL OUTLINE L-LEADED PACKAGE	interiorist contract of	P	1 27mm (50MIL)	Gull- Wing	2-direction	
	Standard 2-direction chip carrier	\$ O J	SMALL OUTLINE J-LEADED PACKAGE	Interior A.	P	1 27mm (50MIL)	J-Lead	2-direction	
	Shrink flat package	VQFP	VERY SMALL QUAD FLAT PACKAGE		P	0 5mm	Gull- Wing	4-direction	
		VSOP	VERY SMALL OUTLINE PACKAGE		Р	0.65mm	Gull- Wing	2-direction	
		TSOP	THIN SMALL OUTLINE PACKAGE		Р	0.5mm (0 55mm)	Gull- Wing	2-direction	
	Standard chip	QFJ	QUAD FLAT J-LEADED PACKAGE	•	P	1 27mm (50MIL)	J-Lead	4-direction	
	carrier	QFN	QUAD FLAT NON-LEADED PACKAGE		С	1.27mm (50MIL)	Leadless	Package under side	

^{*}P ·····Plastic. C ·· ·· Ceramic