


**SONY®****CXA1365S****Sync Discrimination for CRT Display****T-73-63****Description**

CXA1365S is used for sync signal discrimination and waveform shaping in the CRT display. There are 3 types of Sync input signals for discrimination.

V. separate sync signals

Composite sync or H. separate sync signals

Sync on video

**Features**

- Polarity and amplitude of input signals

## Polarity

V. separate sync : Positive/Negative

Composite sync : Positive/Negative

H. separate sync : Positive/Negative

Sync on video : Negative (Sync signals part)  
(Video part)

## Amplitude (Vp-p)

2 to 5

0.2 to 1.2

2 to 5

0.2 to 0.7

0 to 1.5

**Applications**



CRT display monitor

**Operating Conditions**

Supply voltage Vcc 8.5 to 9.5 V






**Absolute Maximum Ratings (Ta=25 °C)**

|                               |      |             |    |
|-------------------------------|------|-------------|----|
| • Supply voltage              | Vcc  | 12          | V  |
| • Operating temperature       | Topr | -20 to +75  | °C |
| • Storage temperature         | Tstg | -65 to +150 | °C |
| • Allowable power dissipation | Pd   | 1.35        | W  |





**Pin Configuration (Top View)****Block Diagram**

## Pin Description and Equivalent Circuit

T-73-63

| No.                          | Symbol | Pin voltage | Equivalent Circuit  | Description   |
|------------------------------|--------|-------------|---|---|
| 1                            | VS IN  | —           |    | V. separate sync is input at TTL level in both positive and negative polarity.  |
| 2                            | PV     | 0, 2.5V     |    | This pin connects a 0.22μF integrating capacitor for the polarity check circuit to GND. When connecting the capacity at positive polarity, it is 2.5V, at negative polarity 0V and at no input 2.5V.  |
| 6                            | PH     | 0, 2.5V     |   |   |
| 3                            | EV     | 3.2V to 6V  |   | V. ramp waveforms generation part. Generates ramp waveforms synchronously with the input separate sync cycle and connects 0.22μF to GND.<br>The ramp waveforms time constant during charge (Rise time) is almost determined through the 2kΩ and external 0.22μF. Same time constant during discharge (Fall time) is determined through the external 0.22 μF and the internal 10μA. When there is a V. separate sync, Pin 3 turns to 3.4V~6.0V, exist check is executed and sync existence established. When there is no V. separate sync, it turns to 3.2V. |
| 4,10,11<br>12,13,15<br>16,17 | NC     | —           | —   | Pin not in use.   |
| 5                            | EH     | 2.0, 3.8V   |  | During composite sync input, between this pin and GND is connected a 33 kΩ resistance for sync exist discrimination and a nearly peak hold circuit for 0.22μF capacitor. When there is a composite sync a nearly peak hold is executed at 3.4V to 3.8V, a comparison made with the 2.7V reference voltage and sync exist discriminated. When there is no composite sync, it turns to 2.0V.  |

T-73-63

| No. | Symbol   | Pin voltage | Equivalent Circuit  | Description   |
|-----|----------|-------------|---|---|
| 7   | CS IN    | 5.9V        |    | Inputs composite sync (Positive/Negative polarity) and H. separate sync (Positive/Negative polarity). Amplitude either 0.2Vp-p and above or at TTL level.   |
| 8   | HSL      | 4.6V        |    | Connects limiter at composite sync input part and 0.1 $\mu$ F DC offset absorption capacitor for 5 times gain amplifier to GND.   |
| 9   | VIDEO IN | 3.0V        |   | Inputs sync on video (Sync at negative polarity). Connects in series 0.47 $\mu$ F capacitor and 270 $\Omega$ resistance between signal source and this pin. Slice level is determined by the relation between the total of 147 $\Omega$ and the external resistance value multiplied by 20 $\mu$ A, the sync frequency, and sync width. When resistance value is small, slice level is low. |
| 14  | GND      | 0V          | —   | GND pin.  |
| 18  | Vss REF  | —           |  | Reference pin for V <sub>s</sub> sync-separator. Provides reference voltage by connecting external resistance between Vcc and GND. Sets reference to 4.2V.  |


T-73-63

| No.                  | Symbol               | Pin voltage | Equivalent Circuit | Description   |       |       |       |       |       |       |          |          |   |   |   |   |          |          |   |   |   |   |          |          |   |   |   |   |          |          |   |   |   |   |
|----------------------|----------------------|-------------|--------------------|---|-------|-------|-------|-------|-------|-------|----------|----------|---|---|---|---|----------|----------|---|---|---|---|----------|----------|---|---|---|---|----------|----------|---|---|---|---|
| 19<br>20<br>21<br>22 | Q4<br>Q3<br>Q2<br>Q1 | 0, 4.5V     |                    | <p>Outputs polarity information of synchronizing signal.<br/>High level at 4.5V.<br/>Low level at 0V.</p> <p>With <math>V_v</math> sync separator polarity at <math>P_v</math> and composite sync polarity at <math>P_h</math>, the following table is obtained:</p> <table border="1"> <thead> <tr> <th><math>P_v</math></th> <th><math>P_h</math></th> <th><math>Q_1</math></th> <th><math>Q_2</math></th> <th><math>Q_3</math></th> <th><math>Q_4</math></th> </tr> </thead> <tbody> <tr> <td>Negative</td> <td>Negative</td> <td>H</td> <td>L</td> <td>L</td> <td>L</td> </tr> <tr> <td>Negative</td> <td>Positive</td> <td>L</td> <td>H</td> <td>L</td> <td>L</td> </tr> <tr> <td>Positive</td> <td>Negative</td> <td>L</td> <td>L</td> <td>H</td> <td>L</td> </tr> <tr> <td>Positive</td> <td>Positive</td> <td>L</td> <td>L</td> <td>L</td> <td>H</td> </tr> </tbody> </table> | $P_v$ | $P_h$ | $Q_1$ | $Q_2$ | $Q_3$ | $Q_4$ | Negative | Negative | H | L | L | L | Negative | Positive | L | H | L | L | Positive | Negative | L | L | H | L | Positive | Positive | L | L | L | H |
| $P_v$                | $P_h$                | $Q_1$       | $Q_2$              | $Q_3$   | $Q_4$ |       |       |       |       |       |          |          |   |   |   |   |          |          |   |   |   |   |          |          |   |   |   |   |          |          |   |   |   |   |
| Negative             | Negative             | H           | L                  | L   | L     |       |       |       |       |       |          |          |   |   |   |   |          |          |   |   |   |   |          |          |   |   |   |   |          |          |   |   |   |   |
| Negative             | Positive             | L           | H                  | L   | L     |       |       |       |       |       |          |          |   |   |   |   |          |          |   |   |   |   |          |          |   |   |   |   |          |          |   |   |   |   |
| Positive             | Negative             | L           | L                  | H   | L     |       |       |       |       |       |          |          |   |   |   |   |          |          |   |   |   |   |          |          |   |   |   |   |          |          |   |   |   |   |
| Positive             | Positive             | L           | L                  | L   | H     |       |       |       |       |       |          |          |   |   |   |   |          |          |   |   |   |   |          |          |   |   |   |   |          |          |   |   |   |   |
| 23                   | HD                   | 0, 4.5V     |                    | HD (H.Drive Pulse) output pin.<br>Amplitude output at positive polarity from 0 to 4.5V.   |       |       |       |       |       |       |          |          |   |   |   |   |          |          |   |   |   |   |          |          |   |   |   |   |          |          |   |   |   |   |
| 24                   | Vss OUT              | 2.3, 5.3V   |                    | Composite sync or sync separated from sync on video is output for $V_v$ sync separator. Amplitude is at 2.3V to 5.3V and output at positive polarity.   |       |       |       |       |       |       |          |          |   |   |   |   |          |          |   |   |   |   |          |          |   |   |   |   |          |          |   |   |   |   |
| 25                   | Vss IN               | —           |                    | Input pin for $V_v$ sync separator comparator. Connects an integrating circuit composed of $3.9\text{k}\Omega$ resistance and $3300\text{pF}$ capacitor between pins 24 and 25. In the $V_v$ sync separator section when the integrated sync is anywhere between pin voltage and $V_{BE}$ (0.7V) voltage, the comparator operates.  |       |       |       |       |       |       |          |          |   |   |   |   |          |          |   |   |   |   |          |          |   |   |   |   |          |          |   |   |   |   |
| 26                   | VD                   | 0, 4.5V     |                    | VD (V. Drive Pulse) output pin.<br>Amplitude at 0 to 4.5V in positive polarity.   |       |       |       |       |       |       |          |          |   |   |   |   |          |          |   |   |   |   |          |          |   |   |   |   |          |          |   |   |   |   |

T-73-63

| No. | Symbol | Pin voltage | Equivalent Circuit | Description  |
|-----|--------|-------------|--------------------|--|
| 27  | IS     | 2.0V        |                    | Reference voltage pin. Connects 27 kΩ resistance (1%) to GND. Current flowing through this resistance is taken as the reference current. |
| 28  | Vcc    | 9V          |                    | Supply pin. (9±0.5V)   |

### Pin Voltage Test External Circuit



### Electrical Characteristics (See the Electrical Characteristics Test Circuit)

| No. | Item                    | Symbol | Test description  | Test point | Min.                               | Typ.     | Max.       | Unit |
|-----|-------------------------|--------|---|------------|------------------------------------|----------|------------|------|
| 1   | VD output voltage       | Evd    | Test VD output peak value during V. separate sync input. Input signal A. (tw=12.5μs)  | VD (26pin) | (H level)<br>3.5<br>(L level)<br>0 | 4.5<br>0 | 5.0<br>0.4 | V    |
| 2   | VD output pulse width ① | tv1    | Test VD output pulse width during V. separate sync input. Input signal A. (tw=12.5μs) | VD (26pin) | 11.5                               | 12.5     | 13.5       | μs   |
| 3   | VD output pulse width ② | tv2    | Test VD output pulse width during composite sync input. Input signal B. (tw=12.5μs)   | VD (26pin) | 8                                  | 10       | 12         | μs   |
| 4   | VD output pulse width ③ | tv3    | Test VD output pulse width during sync on video input. Input signal C. (tw=12.5μs)    | VD (26pin) | 8                                  | 10       | 12         | μs   |





T-73-63

| No. | Item                    | Symbol           | Test description   | Test point | Min.                               | Typ.     | Max.       | Unit   |
|-----|-------------------------|------------------|--|------------|------------------------------------|----------|------------|--------|
| 5   | HD output voltage       | E <sub>HD</sub>  | Test HD output peak value during composite sync input. Input signal D. (tw=0.65μs)   | HD (23pin) | (H level)<br>3.5<br>(L level)<br>0 | 4.5<br>0 | 5.0<br>0.4 | V<br>V |
| 6   | HD output pulse width ① | th <sub>1</sub>  | Test HD output pulse width during composite sync input. Input signal D. (tw=0.65μs)  | HD (23pin) | 0.5                                | 0.6      | 0.8        | μs     |
| 7   | HD output pulse width ② | th <sub>2</sub>  | Test HD output pulse width during composite sync input. Input signal E. (tw=2.5μs)   | HD (23pin) | 2.2                                | 2.5      | 2.8        | μs     |
| 8   | HD output pulse width ③ | th <sub>3</sub>  | Test HD output pulse width during composite sync input. Input signal B. (tw=0.65μs)  | HD (23pin) | 0.5                                | 0.7      | 0.8        | μs     |
| 9   | HD output pulse width ④ | th <sub>4</sub>  | Test HD output pulse width during sync on video input. Input signal C. (tw=0.65μs)   | HD (23pin) | 0.5                                | 0.7      | 0.8        | μs     |
| 10  | PV voltage ①            | V <sub>PV1</sub> | Voltage integrated value of V. polarity discrimination circuit during V. separate sync input. Input signal F. (Negative logic) | PV (2pin)  | —                                  | 0.0      | —          | V      |
| 11  | PV voltage ②            | V <sub>PV2</sub> | Voltage integrated value of V. polarity discrimination circuit during V. separate sync input. Input signal G. (Positive logic) | PV (2pin)  | —                                  | 2.5      | —          | V      |
| 12  | PH voltage ①            | V <sub>PH1</sub> | Voltage integrated value of H. polarity discrimination circuit during composite sync input. Input signal H. (Negative logic)   | PH (6pin)  | —                                  | 0.6      | —          | V      |
| 13  | PH voltage ②            | V <sub>PH2</sub> | Voltage integrated value of H. polarity discrimination circuit during composite sync input. Input signal I. (Positive logic)   | PH (6pin)  | —                                  | 2.1      | —          | V      |
| 14  | EV voltage ①            | V <sub>EV1</sub> | Test voltage at V. ramp waveforms generation part during V. separate sync input. Input signal A.                               | EV (3pin)  | —                                  | 6.0      | —          | V      |

T-73-63

| No. | Item                         | Symbol           | Test description  | Test point   | Min. | Typ. | Max. | Unit |
|-----|------------------------------|------------------|---|--|------|------|------|------|
| 15  | EV voltage<br>②              | E <sub>ev2</sub> | Test voltage at V.<br>ramp waveforms<br>generation part during<br>V. separate sync<br>input. No signal input.   | EV (3pin)  | —    | 3.2  | —    | V    |
| 16  | EH voltage<br>①              | V <sub>eh1</sub> | Test sync existence<br>and discrimination<br>voltage during<br>composite sync input.<br>Input signal J.   | EH (5pin)  | —    | 3.4  | —    | V    |
| 17  | EH voltage<br>②              | V <sub>eh2</sub> | Test sync existence<br>and discrimination<br>voltage during<br>composite sync input.<br>No signal input.  | EH (5pin)  | —    | 2.0  | —    | V    |
| 18  | t delay ①                    | t <sub>d1</sub>  | Test delay difference<br>between CS and HD<br>during composite sync<br>input. Or the time<br>from CS (Positive<br>logic) rise time (50%)<br>to HD output rise time<br>(50%). Input signal K.      | HD (23pin)   | —    | 200  | 250  | ns   |
| 19  | t delay ②                    | t <sub>d2</sub>  | Test delay difference<br>between input signal<br>sync and HD during<br>sync on video input.<br>Or the time from input<br>sync fall time (50%) to<br>HD output rise time<br>(50%). Input signal C. | HD (23pin)   | —    | 60   | 100  | ns   |
| 20  | Logic<br>output<br>voltage H | Q <sub>H</sub>   | Test polarity<br>information output H<br>level voltage of<br>synchronizing signal.  | Q <sub>1</sub> to Q <sub>4</sub> (19<br>pin~22pin) | 3.5  | 4.5  | 5.0  | V    |
| 21  | Logic<br>output<br>voltage L | Q <sub>L</sub>   | Test polarity<br>information output L<br>level voltage of<br>synchronizing signal   | Q <sub>1</sub> to Q <sub>4</sub> (19<br>pin~22pin) | 0    | 0    | 0.4  | V    |
| 22  | Consumption<br>current       | I <sub>cc</sub>  | V <sub>cc</sub> =9V, Test<br>consumption current<br>during no signal input.   | V <sub>cc</sub> (28pin)                            | 11   | 15   | 20   | mA   |
| 23  | Reference<br>voltage         | I <sub>REF</sub> | V <sub>cc</sub> =9V, Test reference<br>current pin voltage<br>during no signal input.   | I <sub>S</sub> (27pin)                             | 1.8  | 2.0  | 2.2  | V    |

T-73-63

| Signal | Item     | V.SYNC IN (Pin1)  | Composite SUNC IN (Pin 7)  | VIDEO IN (Pin 9)   |
|--------|----------|---|--|--|
| A      | 1, 2, 14 | <br>$f_V = 45\text{Hz}$<br>$t_{wV} = 12.5\mu\text{s}$<br>Negative logic 2Vpp |  |  |
| B      | 3, 8     |   | <br>$f_V = 45\text{Hz}$<br>$t_{wV} = 12.5\mu\text{s}$<br>Negative logic 2Vpp<br><br><br>$f_H = 80\text{kHz}$<br>$t_{wH} = 0.65\mu\text{s}$<br>Negative logic 2Vpp |  |
| C      | 4, 9, 19 |   |  | <br>$f_V = 45\text{Hz}$<br>$t_{wV} = 12.5\mu\text{s}$<br>$f_H = 80\text{kHz}$<br>$t_{wH} = 0.65\mu\text{s}$ |
| D      | 5, 6     |   | $f_H = 80\text{kHz}$<br>$t_{wH} = 0.65\mu\text{s}$<br>Negative logic 0.25Vpp   |  |
| E      | 7        |   | $f_V = 80\text{kHz}$<br>$t_{wV} = 2.5\mu\text{s}$<br>Negative logic 0.25Vpp  | www.DataSheet4U.com  |


T-73-63

| Signal | Item | V.SYNC IN (Pin1)  | Composite SYNC IN (Pin 7)  | VIDEO IN (Pin 9) |
|--------|------|---|--|------------------|
| F      | 10   | f <sub>v</sub> =120Hz<br>t <sub>wv</sub> =600μs<br>Negative logic 2Vpp  |  |                  |
| G      | 11   | <br>f <sub>v</sub> =120Hz<br>t <sub>wv</sub> =600μs<br>Positive logic 2Vpp |  |                  |
| H      | 12   |   | f <sub>H</sub> =80kHz<br>t <sub>WH</sub> =2.5μs<br>Negative logic 2Vpp     |                  |
| I      | 13   |   | f <sub>H</sub> =80kHz<br>t <sub>WH</sub> =2.5μs<br>Positive logic 2Vpp     |                  |
| J      | 16   |   | f <sub>H</sub> =15kHz<br>t <sub>WH</sub> =3.3μs<br>Negative logic 2Vpp     |                  |
| K      | 18   |   | f <sub>H</sub> =80kHz<br>t <sub>WH</sub> =0.65μs<br>Positive logic 0.25Vpp |                  |

DataSheet4U.com


DataSheet4U.com

### Electrical Characteristics Test Circuit (Application Circuit)




T-73-6

## Operation and Input/Output Waveforms Description



**Package Outline**      Unit: mm

CXA1365S      28pin SDIP (Plastic)      400mil 1.7g



SDIP-28P-01