

2 Semiconductor Cor

www.centralsemi.com

UNITS

W

А

kV

kV °C

°C

DESCRIPTION:

The CENTRAL SEMICONDUCTOR CTLTVS5V0B is a low capacitance, ultra low leakage, fast response, bi-directional TVS in the space saving TLM2D3D6 surface mount package. This device is designed to protect sensitive equipment connected to high speed data lines against ESD damage.

Ultra space saving TLM2D3D6 package

30

40

16

16

-55 to +125

-55 to +150

MARKING CODE: 5

FEATURES:

SYMBOL

Low capacitance

• Ultra low leakage current

APPLICATIONS:

- High speed data line protection
- User interface protection
- Charging/power port protection
- · Serial/parallel port protection

MAXIMUM RATINGS: (T_A=25°C)

Peak Power Dissipation (8x20µs)	P _{PK}		
Electrical Fast Transient (IEC 61000-4-4) (5x50ns)	EFT		
ESD Voltage (IEC 61000-4-2, Air)			
ESD Voltage (IEC 61000-4-2, Contact)			
Operating Junction Temperature	Тј		
Storage Temperature	T _{stg}		

ELECTRICAL CHARACTERISTICS: (T_A=25°C)

Maximum Reverse Stand-off Voltage	Breakdown		Test Current	Current	Clam Volt (8x2	•	TLP Cla Volt (Not	bical amping tage te 1)	Typical Dynamic Resistance (Note 1)	Maximum Junction Capacitance @ 0V Bias
V _{RWM}	VBR	<u></u> T	Γ	I _R @V _{RWM}	V _C @	0 I _{PP}	V _{CL} @ I _{PP}		R _{DYN}	CJ
v	MIN V	MAX V	mA	μΑ	v	А	v	Α	Ω	pF
5.0	5.5	10	1.0	0.1	12	1.0	11	8.0	0.5	3.5
5.0	0.5	10	1.0	0.1	15	2.0	15	16	0.5	5.5


Notes: (1) Transmission Line Pulse (TLP) conditions: $Z_0=50\Omega$, tp=100ns


R5 (22-June 2015)






TLM2D3D6 CASE - MECHANICAL OUTLINE







R2

DIMENSIONS				
	INCHES		MILLIM	ETERS
SYMBOL	MIN	MAX	MIN	MAX
А	0.022	0.026	0.55	0.65
В	0.010	0.014	0.25	0.35
С	0.014		0.35	
D	0.000	0.002	0.00	0.05
E	0.011	0.013	0.28	0.32
F	0.008	0.012	0.20	0.30
G	0.005	0.009	0.13	0.24
TLM2D3D6 (REV: R2)				

PIN CONFIGURATION



LEAD CODE: 1) Anode 1 2) Anode 2

MARKING CODE: 5


R5 (22-June 2015)



CTLTVS5V0B

-0/4


SURFACE MOUNT SILICON BI-DIRECTIONAL LOW CAPACITANCE TRANSIENT VOLTAGE SUPPRESSOR



R5 (22-June 2015)








TYPICAL ELECTRICAL CHARACTERISTICS

www.centralsemi.com

R5 (22-June 2015)







TYPICAL ELECTRICAL CHARACTERISTICS

R5 (22-June 2015)

CTI	TVS5V0B	
CIL	.1 0 3 3 0 0 0	



SERVICES

- · Bonded Inventory
- Custom Electrical Screening
- Custom Electrical Characteristic Curves
- SPICE Models
- Custom Packaging
- Package Base Options
- Custom Device Development/Multi Discrete Modules (MDM™)
- Bare Die Available for Hybrid Applications

LIMITATIONS AND DAMAGES DISCLAIMER: In no event shall Central be liable for any collateral, indirect, punitive, incidental, consequential, or exemplary damages in connection with or arising out of a purchase order or contract or the use of products provided hereunder, regardless of whether Central has been advised of the possibility of such damages. Excluded damages shall include, but not be restricted to: cost of removal or reinstallation, rework, ancillary costs to the procurement of substitute products, loss of profits, loss of savings, loss of use, loss of data, or business interruption. No claim, suit, or action shall be brought against Central more than two (2) years after the related cause of action has occurred.

In no event shall Central's aggregate liability from any warranty, indemnity, or other obligation arising out of or in connection with a purchase order or contract, or any use of any Central product provided hereunder, exceed the total amount paid to Central for the specific products sold under a purchase order or contract with respect to which losses or damages are claimed. The existence of more than one (1) claim against the specific products sold to Buyer under a purchase order or contract shall not enlarge or extend this limit.

Buyer understands and agrees that the foregoing liability limitations are essential elements of a purchase order or contract and that in the absence of such limitations, the material and economic terms of the purchase order or contract would be substantially different.

R5 (22-June 2015)