# EMI Filter with ESD Protection

## **Product Description**

The CSPEMI204 is an L-R-C EMI filter array with ESD protection that integrates two Pi-filters (C-L-R-C) to suppress EMI/RFI Noise. CSPEMI204 includes ESD protection diodes on all input/output pins, and provides a very high level of protection for sensitive electronic components against possible electrostatic discharge (ESD). The ESD diodes connected to the filter ports safely dissipate ESD strikes of ±30 kV, which is beyond the maximum requirement of the IEC61000-4-2 international standard.

#### **Features**

- Two Channels of EMI Filtering
- ±30 kV ESD Protection (IEC 61000–4–2, Contact Discharge)
- ±30 kV ESD Protection (IEC 61000–4–2, Air Discharge)
- Greater than 45 dB of Attenuation at 900 MHz
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

#### **Applications**

• Mobile Phones

#### **MAXIMUM RATINGS** $(T_A = 25^{\circ}C)$

| Rating   | Symbol            | Value       | Unit |
|--|-------------------|-------------|------|
| ESD Discharge IEC61000-4-2<br>Contact Discharge<br>Air Discharge | V <sub>pp</sub>   | 30<br>30    | kV   |
| RMS Current per Line   | I <sub>Line</sub> | 350         | mA   |
| Operating Temperature Range                                      | T <sub>J</sub>    | -40 to +125 | °C   |
| Storage Temperature Range  | T <sub>stg</sub>  | -55 to +150 | °C   |
| Lead Solder Temperature<br>(10 second duration)                  | T <sub>L</sub>    | 260         | °C   |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.




## ON Semiconductor®

www.onsemi.com



WLCSP5 FC SUFFIX CASE 567MA

#### **BLOCK DIAGRAM**



## **MARKING DIAGRAM**



AT = Specific Device Code M = Date Code

#### ORDERING INFORMATION


| Device         | Package   | Shipping <sup>†</sup> |
|----------------|-----------|-----------------------|
| CSPEMI204FCTAG | WLCSP5    | 5000 / Tape &         |
|                | (Pb-Free) | Reel                  |

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

## **Table 1. PIN DESCRIPTIONS**

| Pin | Name      | Description            |
|-----|-----------|------------------------|
| A1  | Filter #1 | Filter #1 Input/Output |
| C1  | Filter #1 | Filter #1 Input/Output |
| А3  | Filter #2 | Filter #2 Input/Output |
| C3  | Filter #2 | Filter #2 Input/Output |
| B2  | GND       | Device Ground          |

## PACKAGE/PINOUT DIAGRAMS



WLCSP5 Package

Table 2. ELECTRICAL OPERATING CHARACTERISTICS (T<sub>A</sub> = 25°C unless otherwise noted)

| Symbol             | Parameter   | Test Conditions  | Min        | Тур                          | Max | Unit |
|--------------------|---|--|------------|------------------------------|-----|------|
| $V_{RWM}$          | Working Voltage   |  |            | 3.0                          |     | V    |
| $V_{BR}$           | Breakdown Voltage   | I <sub>T</sub> = 1 mA; (Note 4)  | 6.0        |                              |     | V    |
| I <sub>LEAK</sub>  | Channel Leakage Current   | V <sub>IN</sub> = 3.0 V, GND = 0 V   |            |                              | 400 | nA   |
| R <sub>CH</sub>    | Channel Resistance<br>(Pins A1 – A3, C1 – C3)   |  |            |                              | 3.0 | Ω    |
| C <sub>t</sub>     | Line Capacitance  | V <sub>R</sub> = 0 V, f = 1 MHz  | 185        | 250                          | 315 | pF   |
| f <sub>3dB</sub>   | Cut-off Frequency   | 450 $\Omega$ Source and 10 k $\Omega$ Load Termination   |            | 2.0                          |     | MHz  |
| f <sub>3dB</sub>   | Cut-off Frequency   | 50 Ω Termination   |            | 25                           |     | MHz  |
| F <sub>atten</sub> | Stop Band Attenuation   | @ 700 MHz<br>@ 900 MHz   |            | 40<br>47                     |     | dB   |
| V <sub>ESD</sub>   | In-system ESD Withstand Voltage a) Contact discharge per IEC 61000-4-2 standard, Level 4 (External Pins) b) Contact discharge per IEC 61000-4-2 standard, Level 1 (Internal Pins) | (Notes 1 and 2)  | ±30<br>±30 |                              |     | kV   |
| V <sub>CL</sub>    | TLP Clamping Voltage  | Forward I <sub>PP</sub> = 8 A<br>Forward I <sub>PP</sub> = 16 A<br>Forward I <sub>PP</sub> = $\pm$ 8 A<br>Forward I <sub>PP</sub> = $\pm$ 16 A |            | 9.8<br>11.5<br>–9.7<br>–11.7 |     | V    |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

- Standard IEC61000–4–2 with C<sub>Discharge</sub> = 150 pF, R<sub>Discharge</sub> = 330, GND grounded.
   These measurements performed with no external capacitor.
- 3. TVS devices are normally selected according to the working peak reverse voltage (V<sub>RWM</sub>), which should be equal to or greater than the DC or continuous peak operating voltage level.

  4. V<sub>BR</sub> is measured at pulse test current I<sub>T</sub>.

## PERFORMANCE INFORMATION

## **Typical Filter Performance**




Figure 1. Typical Insertion Loss (50  $\Omega$  Termination)

Figure 3. Typical Insertion Loss (450  $\Omega$  Source and 10 k $\Omega$  Load Termination)




Figure 2. Typical THD+N at 1.8  $V_{pp}$ 

## IEC 61000-4-2 Spec.

|       | =                      |                              |                      |                         |
|-------|------------------------|------------------------------|----------------------|-------------------------|
| Level | Test Volt-<br>age (kV) | First Peak<br>Current<br>(A) | Current at 30 ns (A) | Current at<br>60 ns (A) |
| 1     | 2                      | 7.5                          | 4                    | 2                       |
| 2     | 4                      | 15                           | 8                    | 4                       |
| 3     | 6                      | 22.5                         | 12                   | 6                       |
| 4     | 8                      | 30                           | 16                   | 8                       |




Figure 4. IEC61000-4-2 Spec




Figure 5. Diagram of ESD Clamping Voltage Test Setup

The following is taken from Application Note AND8308/D – Interpretation of Datasheet Parameters for ESD Devices.

## **ESD Voltage Clamping**

For sensitive circuit elements it is important to limit the voltage that an IC will be exposed to during an ESD event to as low a voltage as possible. The ESD clamping voltage is the voltage drop across the ESD protection diode during an ESD event per the IEC61000–4–2 waveform. Since the IEC61000–4–2 was written as a pass/fail spec for larger

systems such as cell phones or laptop computers it is not clearly defined in the spec how to specify a clamping voltage at the device level. ON Semiconductor has developed a way to examine the entire voltage waveform across the ESD protection diode over the time domain of an ESD pulse in the form of an oscilloscope screenshot, which can be found on the datasheets for all ESD protection diodes. For more information on how ON Semiconductor creates these screenshots and how to interpret them please refer to AND8307/D.




Figure 6. Positive TLP I-V Curve (Preliminary)

Figure 7. Negative TLP I-V Curve (Preliminary)

NOTE: TLP parameter:  $Z_0 = 50 \ \Omega$ ,  $t_p = 100 \ ns$ ,  $t_r = 300 \ ps$ , averaging window:  $t_1 = 30 \ ns$  to  $t_2 = 60 \ ns$ .  $V_{IEC}$  is the equivalent voltage stress level calculated at the secondary peak of the IEC 61000–4–2 waveform at  $t = 30 \ ns$  with 2 A/kV. See TLP description below for more information.

## Transmission Line Pulse (TLP) Measurement

Transmission Line Pulse (TLP) provides current versus voltage (I–V) curves in which each data point is obtained from a 100 ns long rectangular pulse from a charged transmission line. A simplified schematic of a typical TLP system is shown in Figure 8. TLP I–V curves of ESD protection devices accurately demonstrate the product's ESD capability because the 10s of amps current levels and under 100 ns time scale match those of an ESD event. This is illustrated in Figure 9 where an 8 kV IEC 61000–4–2 current waveform is compared with TLP current pulses at 8 A and 16 A. A TLP I–V curve shows the voltage at which the device turns on as well as how well the device clamps voltage over a range of current levels.




Figure 8. Simplified Schematic of a Typical TLP System





Figure 9. Comparison Between 8 kV IEC 61000-4-2 and 8 A and 16 A TLP Waveforms

#### PACKAGE DIMENSIONS

WLCSP5, 1.26x0.89 CASE 567MA **ISSUE O** 




#### NOTES

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 2. CONTROLLING DIMENSION: MILLIMETERS.
- COPLANARITY APPLIES TO SPHERICAL CROWNS OF SOLDER BALLS.
- DIMENSION 6 IS MEASURED AT THE MAXIMUM BALL DIAMETER PARALLEL TO DATUM C.

|     | MILLIMETERS |       |  |
|-----|-------------|-------|--|
| DIM | MIN         | MAX   |  |
| Α   |             | 0.50  |  |
| A1  | 0.18        | 0.22  |  |
| A2  | 0.255 REF   |       |  |
| b   | 0.235       | 0.295 |  |
| D   | 1.26 BSC    |       |  |
| E   | 0.89 BSC    |       |  |
| е   | 0.50 BSC    |       |  |
| e1  | 0.435 BSC   |       |  |

#### **RECOMMENDED SOLDERING FOOTPRINT\***



**DIMENSIONS: MILLIMETERS** 

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and the (III) are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center

Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative