	SPECIFICATIONS No. 14TLM042	Issue: Sep. 2
	Specifications for	
	opecifications for	
	TFT-LCD Monitor	
	<u>Version 1.0</u> (Please be sure to check the specifications latest vers	sion.)
	MODEL COM22T2P21XLC	
Customer's Appro	oval	
Signature:		
Name:		
Section:		
Title:		
Date:		
DT	USTECH	
	USILLII	
	ORTUS TECHNO	DLOGY CO., LTD.
	ORTUS TECHNO Approved by	DLOGY CO., LTD.
		DLOGY CO., LTD. Sugntani
		DLOGY CO., LTD. Sugntani
	Approved by	DLOGY CO., LTD. <u>Sugntani</u> Mori
	Approved by	DLOGY CO., LTD. <u>Sugntani</u> Mori
	Approved by M. Approved by J	DLOGY CO., LTD. <u>Sugatani</u> Mori - Kimura
	Approved by M. Approved by J	Sugatani Mori
	Approved by M. Approved by Jol Checked by	Sugatani Mori

(2/53)

Issue: Sep. 2, 2015

SPECIFICATIONS No. 14TLM042

Revisio	Revision History						
Ver. 1.0	Date Sep. 2, 2015	Page -		Description First issue			
1.0	3ep. 2, 2015	-					
		C					
	ORTUS TECHNOLOGY CO., LTD.						

			(3/53)
	SPECIFICATIONS No. 14TLM042	Issue:	Sep. 2, 2015
	_		
4	Contents		4
1. 2.	Application	••••	4
Ζ.	Outline Specifications		4
	2.1 Features of the Products	•••••	4
0	2.2 Display Method	•••••	5
3.	Dimensions and Shape		r
	3.1 Dimensions	•••••	5
	3.2 Outward Form	• • • • • • • • • •	6
	3.3 Serial Label (S-Label)	• • • • • • • • • •	7
4.	Pin Assignment	••••	8
5.	Absolute Maximum Rating	••••	10
<u>6</u> .	Recommended Operating Conditions	••••	10
7.	Characteristics		
	7.1 DC Characteristics	•••••	11
	7.2 AC Characteristics	••••	13
	7.3 Input Timing	••••	16
	7.4 Driving Timing Chart	••••	17
	7.5 Example of Driving Chart	••••	18
8.	Description of Operation		
	8.1 Power Supply	••••	20
	8.2 Serial Communication	• • • • • • • • •	21
	8.3 Display Data Transfer	••••	33
	8.4 Standby (Power Save) Sequence	••••	34
	8.5 Power On Clear (POC)	••••	36
	8.6 Other Functions	••••	38
9.	Circuit		
	9.1 "Mode"="VSS"	••••	39
	9.2 "Mode"="VDD"	• • • • • • • • • •	40
	9.3 LED Circuit	• • • • • • • • •	41
10.	Characteristics		
	10.1 Optical Characteristics	• • • • • • • • •	42
	10.2 Temperature Characteristics	••••	43
11.	Criteria of Judgment		
	11.1 Defective Display and Screen Quality	••••	44
	11.2 Screen and Other Appearance		45
12.	Reliability Test		46
13.	Packing Specifications		48
14.	Handling Instruction		10
	14.1 Cautions for Handling LCD panels		49
	14.2 Precautions for Handling		50
	14.3 Precautions for Operation		50
	14.4 Storage Condition for Shipping Cartons	•••••	51
	14.5 Precautions for Peeling off the Protective film		51
	ENDIX		52
			52

Issue: Sep. 2

1. APPLICATION

This Specification is applicable to 5.52cm (2.2 inch) TFT-LCD back-light monitor for non-military use.

- © ORTUS TECHNOLOGY makes no warranty or assume no liability that use of this Product and/or any information including drawings in this Specification by Purchaser is not infringing any patent or other intellectual property rights owned by third parties, and ORTUS TECHNOLOGY shall not grant to Purchaser any right to use any patent or other intellectual property rights owned by third parties. Since this Specification contains ORTUS TECHNOLOGY's confidential information and copy right, Purchaser shall use them with high degree of care to prevent any unauthorized use, disclosure, duplication, publication or dissemination of ORTUS TECHNOLOGY'S confidential information and copy right.
- If Purchaser intends to use this Products for an application which requires higher level of reliability and/or safety in functionality and/or accuracy such as transport equipment (aircraft, train, automobile, etc.), disaster-prevention/security equipment or various safety equipment, Purchaser shall consult ORTUS TECHNOLOGY on such use in advance.
- © This Product shall not be used for application which requires extremely higher level of reliability and/or safety such as aerospace equipment, telecommunication equipment for trunk lines, control equipment for nuclear facilities or life-support medical equipment.
- ◎ It must be noted as an mechaniacl design manner, especial attention in housing design to prevent arcuation/flexureor caused by stress to the LCD module shall be considered.
- ORTUS TECHNOLOGY assumes no liability for any damage resulting from misuse, abuse, and/or miss-operation of the Product deviating from the operating conditions and precautions described in the Specification.
- ORTUS TECHNOLOGY is not responsible for any nonconformities and defects that are not specified in this specifications.
- © If any issue arises as to information provided in this Specification or any other information, ORTUS TECHNOLOGY and Purchaser shall discuss them in good faith and seek solution.
- ORTUS TECHNOLOGY assumes no liability for defects such as electrostatic discharge failure occurred during peeling off the protective film or Purchaser's assembly process.
- ◎ This Product is compatible for RoHS directive.

Object substance	Maximum content [ppm]
Cadmium and its compound	100
Hexavalent Chromium Compound	1000
Lead & Lead compound	1000
Mercury & Mercury compound	1000
Polybrominated biphenyl series (PBB series)	1000
Polybrominated biphenyl ether series (PBDE series)	1000

2. Outline Specifications

- 2.1 Features of the Product
 - 2.2 inch diagonal display, 960 [H] x 240 [V] dots.
 - Two kinds of input specifications can be selected.
 - -"MODE" = "VSS"
 - 8-bit / 16,777,216 colors.
 - Various display controls and functional selection by 3-wire serial communication method.
 - -"MODE" = "VDD"
 - 6-bit / 262,144 colors.

Various display controls and functional selection by terminal control.

- 3V voltage single power source.
- Timing generator (TG), Counter-electrode driving circuitry, Built-in power supply circuit
- Power save (Standby) mode capable.
- Built-in rush current reduction circuit
- Built-in panel residual charge reduction circuit
- Long life & high brightness LED back-light monitor.

(5/53)

Issue: Sep. 2, 2015

SPECIFICATIONS No. 14TLM042

2.2 Display Method

Items	Specifications	Remarks
Display type	TN type 262,144 colors or 16,777,216 colors	
	Transmissive type, Normally white	
Driving method	a-Si TFT Active matrix	
-	Line-scanning, Non-interlace	
Dot arrangement	RGB stripe arrangement	Refer to fig. 1
Signal input method	6-bit or 8-bit RGB, parallel input	
Backlight type	High bright white LED	





Fig 1 Dot arrangement (FPC cable placed down)

3. DIMENSIONS AND SHAPE

3.1 Dimensions

Items	Specifications	Unit	Remarks	
Outline dimensions	49.96[H] × 42.95[V] × 2.92[D]	mm	Exclude FPC cable	
Active area	44.16[H] × 33.12[V]	mm	5.52cm diagonal	
Number of dots	960[H] × 240[V]	dot		
Dot pitch	46.0[H] × 138.0[V]	μm		
Surface hardness of the polarizer	3	Н	Load: 2.0N	
Weight	12.6	g	Include FPC cable	



3.3 SERIAL LABEL (S-LABEL)

1) Display Items

S-label indicates the least significant digit of manufacture year (1digit), manufacture month with below alphabet (1letter), model code (5characters), serial number (6digits).

- * Contents of Display
- a b c d

	Contents of display							
а	The least significant	The least significant digit of manufacture year						
b	Manufacture month	Jan-A Feb-B Mar-C Apr-D	May-E Jun-F Jul-G Aug-H	Sep-I Oct-J Nov-K Dec-L				
С	Model code	22CLC (Made in Jap 22CMC (Made in Mal		·				
d	Serial number							

* Example of indication of Serial label (S-label)

•Made in Japan

5J22CLC000125

means "manufactured in October 2015, model 22CL, C specifications, serial number 000125"

•Made in Malaysia

5J22CMC000125

means "manufactured in October 2015, model 22CM, C specifications, serial number 000125"

2) Location of Serial Label (S-label) Refer to 3.2 "Outward Form".

No.	Symbol	Function					
		MODE(No.34pin) = "VSS"	MODE(No.34pin) = "VDD"				
1	VCOM	Common-electrode driving signal	• • • • •				
2	D27	Display data input for (B)	Display data input for (B)				
3	D26	00h for black display	00h for black display				
4	D25	D20:LSB D27:MSB	D22:LSB D27:MSB				
5	D24		Driver IC carries out gamma conversion				
6	D23	Driver IC carries out gamma conversion	internally				
7	D22	internally.					
8	D21		(Short to VSS)				
9	D20		(Short to VSS)				
10	D17	Display data input for (G)	Display data input for (G)				
11	D16	00h for black display	00h for black display				
12	D15	D10:LSB D17:MSB	D12:LSB D17:MSB				
13	D14	510.205 511.1105	Driver IC carries out gamma conversion				
14	D13	Driver IC carries out gamma conversion	internally				
15	D10	internally.	Internally				
16	D12	internally.	(Short to VSS)				
17	D10		(Short to VSS)				
18	D10	Display data input for (R)					
19			Display data input for (R)				
	D06	00h for black display	00h for black display D02∶LSB D07∶MSB				
20	D05	D00:LSB D07:MSB					
21	D04		Driver IC carries out gamma conversion				
22	D03	Driver IC carries out gamma conversion	internally				
23	D02	internally.					
24	D01		(Short to VSS)				
25	D00		(Short to VSS)				
26	BLON	Logic signal output for external backlight circuitry					
27	CS/STBY	CS:Chip select input for serial communication	STBY:Stanby signal				
		(Lo: active)	(Lo:Normal operation, Hi:Stanby operation)				
28	DI/DE	DI:Data input for serial communication	DE:Input data effective signal				
29	SCK/REV	SCK:Clock input for serial communication	REV:Right/Left & Up/Down Display reverse				
			(Lo:Normal Display,Hi:Reverse Display)				
30	VSYNC	Vertical sync signal input	Vertical sync signal input(negative polarity)				
31	HSYNC	Horizontal sync signal input	Horizontal sync signal input(negative polarity				
32	CLK	Clock input for display	Clock input for display				
			(DATA sampling at the CLK falling edge)				
33	VSS	GND					
34	MODE	Input specification selection input					
35	POCB	Power on clear (Lo: active)					
36	NC	OPEN					
37	RVDD	Internal power supply					
38	COMDC	Common-electrode drive DC output					
39	NC	OPEN					
40	VSREF	Built-in DAC reference supply					
41	C1P	Contacting terminal of capacitor for charge put	mp				
	C1M	Contacting terminal of capacitor for charge put					
42		Contacting terminal of capacitor for charge pump					
	C2M	Contacting terminal of capacitor for charge but	mp				
42 43 44	C2M C2P	Contacting terminal of capacitor for charge put Contacting terminal of capacitor for charge put					

ORTUS TECHNOLOGY CO., LTD.

(8/53)

			Jacutas Can. 2, 2015
		SPECIFICATIONS No. 14TLM042	Issue: Sep. 2, 2015
No.	Symbol	Function	
	Symbol		
46	COMOUT	Square wave output for common-electrode	
47	VDD2	Internal power supply	
48	VSS	GND	
49	VSS	GND	
50	VSS	GND	
51	C3M	Contacting terminal of capacitor for charge pump	
52	C3P	Contacting terminal of capacitor for charge pump	
53	C4M	Contacting terminal of capacitor for charge pump	
54	C4P	Contacting terminal of capacitor for charge pump	
55	VVCOM	Voltage output for COMOUT	
56	NC	OPEN	
57	NC	OPEN	
58	VGH	Positive supply for gate driver	
59	C5P	Contacting terminal of capacitor for charge pump	
60	C5M	Contacting terminal of capacitor for charge pump	
61	VGL	Negative supply for gate driver	
62	NC	OPEN	
63	NC	OPEN	
64	NC	OPEN	
65	NC	OPEN	
66	BLH	LED drive power source (Anode side)	
67	BLL	LED drive power source (Cathode side)	

- Recommended connector: KYOCERA CONNECTOR PRODUCTS 6281 series [04 6281 267 2x2 846+] : HIROSE ELECTRIC FH26 series [FH26G-67S-0.3SHBW(05)]

- Since FPC cable has gold plated terminals, gilt finish contact shoe connector is recommended.

- Please refer to the section "3.2 Outward Form" for pin assignment.

(10/53)Issue: Sep. 2015 2

5. ABSOLUTE MAXIMUM RATING

						VSS=0V
Item	Symbol	Condition	Ra	Rating		Applicable terminal
	-		MIN	MAX		
Supply voltage	VDD	Ta=25℃	-0.3	6.0	V	VDD
Input voltage 1 for logic	VI1		-0.3	VDD+0.3	V	POCB,CLK,VSYNC,HSYNC
						D[27:00],MODE
Input voltage 2 for logic	VI2		-0.3	6.0	V	CS/STBY,DI/DE,SCK/REV
LED forward current	IL	Ta = 25° C	—	35	mA	BLH - BLL
		Ta = 70°C	-	15		
Storage temperature range	Tstg		-30	80	°C	
Storage humidity range	Hstg		Non condensing in an		%	
			environmental moisture at			
			or less than 40° C90%RH			

Note: Please set "Power-on" and "Power-off" sequences in accordance with the "standby sequence" described later.

6. RECOMMENDED OPERATING CONDITIONS

	-		-				VSS=0V
Item	Symbol	Condition	Rating		Unit	Applicable terminal	
			MIN	TYP	MAX		
Supply voltage	VDD		2.7	3.0	3.6	V	VDD
Input voltage 1 for logic	VI1	VDD=2.7~3.6V	0	_	VDD	V	POCB,CLK,VSYNC HSYNC,D[27:00] MODE
Input voltage 2 for logic	VI2		0	-	5.5	V	CS/STBY,DI/DE SCK/REV
Common-electrode center voltage Note1		MODE="VSS" VCOMDC[5:0] =07h~39h	1.18	1.68	2.18	V	COMDC
		MODE="VDD"	1.18	1.68	2.18	V	
Operational temperature range Note2	Тор	Note3	-20	+25	+70	°C	Panel surface temperature
Operating humidity	Нор	Ta ≦ 30°C	20	_	80	%	
range		Ta > 30°C	Non condensing in an environmental moisture at or less than 30° C80%RH.				

Note 1: Common-electrode center voltage indicates that optimum VCOMDC value lies within the bound of these voltages, but it does not mean that the whole range of voltages are the optimum VCOMDC value. This product must to be used with optimized VCOMDC value.

Note 2: This monitor is operatable in this temperature range. With regard to optical characteristics, refer to Item 10."CHARACTERISTICS".

Note 3: Acceptable Forward Current to LED is up to 15mA, when Ta=+70°C. Do not exceed Allowable Forward Current shown on the chart below.




Fig. 2: Allowable Forward Current

7. CHARACTERISTICS 7.1 DC characteristics

7.1.1 Display Module

7.1.1 B	ispiay iv		(Un	less otherwi	se noted, Ta	a=25° C,	VDD=3.0V,VSS=0V)
Item	Symbol	Condition		Rating		Unit	Applicable terminal
	-		MIN	TYP	MAX		
Schmitt	VP	VDD=2.7~3.6V	0.47×VDD	0.60×VDD	0.73×VDD	V	CS/STBY,DI/DE
Threshold							SCK/REV,VSYNC
voltage	VN		0.30×VDD	0.43×VDD	0.56×VDD	V	HSYNC,D[27:00] CLK,POCB
	VH		0.08×VDD	0.17×VDD	0.27×VDD	V	
Input Signal	VIH		0.7×VDD	-	VDD	V	MODE
Voltage	VIL		0	_	0.3×VDD	V	
Pull up resister value	Rpu		45	91	182	kΩ	POCB
Pull down resister value	Rpd		45	91	182	kΩ	MODE
Output Voltage1	VDD2		4.8	5.6	6.1	V	VDD2
Output Voltage2	VGH		12.5	13.3	13.5	V	VGH
Output Voltage3	VGL		-13.5	-13.3	-12.5	V	VGL
Output	VOH	lo = -1.0mA	VDD - 0.5	_	VDD	V	BLON
Voltage4	VOL	lo = 1.0mA	0	_	0.5	V	
Operating Current	IDD	fCLK=6.75MHz Color bar display BRIGHT[5:0],CONTRAST[3:0] = Initial value	_	8.0	15.0	mA	VDD
Standby Current	IDDs	MODE="VSS",Other input with constant voltage.		11.0	30.0	μA	VDD
		MODE="VDD",Other input with constant voltage.	_	44.0	96.0	μA	

At "MODE" = "VSS"

(Unless otherwise noted, Ta=25°C,VDD=3.0V,VSS=0V)

Item	Symbol	Condition		Rating		Unit	Applicable terminal
			MIN	TYP	MAX		
VcomDC	VCOMDC	VCOMDC[5:0]=00h	0.94	1.04	1.14		COMDC
Adjusted value		VCOMDC[5:0]=1Fh	1.56	1.66	1.76	V	
-		VCOMDC[5:0]=3Ch	2.14	2.24	2.34		

(Unless otherwise noted,	Ta=25°C,VDD=3.0V,VSS=0V)
--------------------------	--------------------------

Item	Symbol	Conditi	on		Rating	,	Unit
				MIN	TYP	MAX	
BRIGHT	VLCD	BRIGHT[5:0]=00h	D[*7:*0]=00h	4.10	4.25	4.40	
Adjusted value		CONTRAST[3:0]=Eh	D[*7:*0]=FFh	0.92	1.07	1.22	
		BRIGHT[5:0]=1Ah	D[*7:*0]=00h	3.58	3.73	3.88	V
		CONTRAST[3:0]=Eh	D[*7:*0]=FFh	0.40	0.55	0.70	
		BRIGHT[5:0]=2Eh	D[*7:*0]=00h	3.18	3.33	3.48	
		CONTRAST[3:0]=Eh	D[*7:*0]=FFh	0.00	0.15	0.30	
CONTRAST	VLCD	CONTRAST[3:0]=0h		1.35	1.50	1.65	
Adjusted value		VLCD(D[*7:*0]=00h)-VL	CD(D[*7:*0]=FFh)				
-		CONTRAST[3:0]=Eh		3.03	3.18	3.33	V
		VLCD(D[*7:*0]=00h)-VL	CD(D[*7:*0]=FFh)				
		CONTRAST[3:0]=Fh		3.15	3.30	3.45	
		VLCD(D[*7:*0]=00h)-VL	CD(D[*7:*0]=FFh)				

ORTUS TECHNOLOGY CO., LTD.

Issue: Sep. 2, 2015

Issue: Sep. 2, 2015

7.1.2 Bac	klight						
Item	Symbol	Condition		Rating		Unit	Applicable terminal
			MIN	TYP	MAX		
Forward current	IL25	Ta=25°C	-	14.0	35.0	mA	BLH1 - BLL1
	IL70	Ta=70°C	-	_	15.0	mA	BLH2 - BLL2
Forward voltage	VL	Ta=25°C, IL=14.0mA	-	8.3	8.8	V	
Estimated Life	LL	Ta=25°C, IL=14.0mA	-	(50,000)	-	hr	
of LED		Note1					

Note1: - The lifetime of the LED is defined as a period till the brightness of the LED decreases to the half of its initial value.

- This figure is given as a reference purpose only, and not as a guarantee.

This figure is estimated for an LED operating alone.
 As the performance of an LED may differ when assembled as a monitor together with a TFT panel due to different environmental temperature.

- Estimated lifetime could vary on a different temperature and usually higher temperature could reduce the life significantly.


(13/53) Issue: Sep. 2, 2015


7. 2. AC CHARACTERISTICS 7.2.1 Display Module

(Unless otherwise noted, Ta=25°C,VDD=3.0V,VSS=0V)

Item	Symbol	Condition		Rating		Unit	Applicable terminal
			MIN	TYP	MAX		
CLK Low period	tw1L	0.1×VDD or less	20	—	—	ns	CLK
CLK High period	tw1H	0.9×VDD or more	20	_	_	ns	
Setup time 1	tsp1		10			ns	CLK,HSYNC,VSYNC
Hold time 1	thd1		10	-		ns	D[27:00],DI/DE Note1
Setup time 2	tsp2		2	—	_	CLK	VSYNC, HSYNC
Hold time 2	thd2		2	_	_	CLK	
VSYNC pulse width	tw2H		4			CLK	VSYNC
HSYNC pulse width	tw3H		2CLK	_	20µs		HSYNC
CLK frequency	fCLK			6.75	9.0	MHz	CLK

Note1: The Rating value of the terminal DI/DE is effective at "MODE" = "VDD".





Note: Unless otherwise noted, each item is defined between each 50 % point of signal amplitude.

7.3 INPUT TIMING

7.3.1 MODE = "VSS"

Item	Symbol		Rating		Unit	Applicable terminal
	-	MIN	TYP	MAX		
CLK frequency	fCLK	—	6.75	9.0	MHz	CLK
VSYNC Frequency Note1	fVSYNC	54	60	66	Hz	VSYNC
Number of Frame Line	tv	238	262	291	Н	VSYNC,HSYNC
VSYNC Pulse Width	tw2H	4CLK	3H	-		VSYNC,CLK
Vertical Back Porch	tvb	0 Note2	6	31	Н	VSYNC,HSYNC,D[27:00]
Vertical Display Period	tvdp	_	240	-	Н	VSYNC,HSYNC,D[27:00]
HSYNC frequency	fHSYNC	—	15.7		kHz	HSYNC
HSYNC Cycle	th	_	429	573	CLK	HSYNC,CLK
HSYNC Pulse Width	tw3H	2CLK		20µs		HSYNC,CLK
Horizontal Back Porch	thb	5	42	_	CLK	HSYNC,CLK , D[27:00]
Horizontal Display Period	thdp	_	320	_	CLK	D[27:00],CLK

Note1: This is recommended spec to get high quality picture on display. It is customer's risk to use out of this frequency. Note2: When VDISP=0, please use odd number for the setting of the total number of lines that compose one field.


7.3.2 MODE = "VDD"

Item	Symbol		Rating		Unit	Applicable terminal
	-	MIN	TYP	MAX		
CLK frequency	fCLK	—	6.75	9.0	MHz	CLK
VSYNC Frequency Note1	fVSYNC	54	60	66	Hz	VSYNC
Number of Frame Line	tv	238	262	291	Н	VSYNC,HSYNC
VSYNC Pulse Width	tw2H	4CLK	ЗH	—		VSYNC,CLK
Vertical Back Porch	tvb	0 Note2	6	21 Note3	Н	VSYNC,HSYNC,DE,D[27:02]
Vertical Display Period	tvdp	—	240	—	Н	VSYNC,HSYNC,D[27:02]
HSYNC frequency	fHSYNC	—	15.7	—	kHz	HSYNC
HSYNC Cycle	th	—	429	573	CLK	HSYNC,CLK
HSYNC Pulse Width	tw3H	2CLK	—	20µs		HSYNC,CLK
Horizontal Back Porch	thb	5	42	77 Note3	CLK	HSYNC,CLK,DE,D[27:02]
DE Pulse Width	tw4H	_	320	_	CLK	DE,CLK
Horizontal Display Period	thdp	_	320	_	CLK	D[27:02],CLK


Note1: This is recommended spec to get high quality picture on display. It is customer's risk to use out of this frequency. Note2: When Vertical Back Porch is "0", please use odd number for the setting of the total number of lines that compose one field.


Note3: When DE keeps "Lo" for 21H and 77CLK or longer, start capturing data automatically from "22H and 78CLK".

(17/53)


















8.2.2 Serial Communication Timing

After input signal of CS drops from Hi to Lo, the Shift Resister loads 12 bits of serial data from DI at the rising edge of the input signal of SCK.

Mode register and DAC register load the stored data at the rising edge of the input signal of CS. When loaded DI data during the low period of CS is less than 12 bits, all loaded data are discarded . When loaded DI data during the low period of CS is 12 bits or more, the last read of 12 bits is used . Each command is executed by VSYNC immediately after the rising the edge of CS.

Serial Communication Control Block is configurable at any time during display and standby mode as it is completely independent from other circuitry run by CLK in the monitor.



(22/53)

Issue: Sep. 2, 2015

SPECIFICATIONS No. 14TLM042

8.2.3 Serial Communication Data

Configuration of serial data for DI terminal

First LSB											Last MSB
DI0	DI1	DI2	DI3	DI4	DI5	DI6	DI7	DI8	DI9	DI10	DI11
	Register	address	6				Da	ta			

	LSB								MSB	LSB						ſ	MSB					
Register		Add	lress		Number of	Effect of increase			P	rese	t valu	Je					Use	r set	ting v	alue		
!	DI0	DI1	DI2	DI3	bits for data	of value	DI4	DI5	DI6	DI7	DI8	DI9	DI10	DI11	DI4	DI5	DI6	DI7	DI8	DI9	DI10	DI11
BRIGHT	0	0	0	0	6 (DI6-DI11)	→Brighter	-	-	0	1	0	1	1	0	-	-		ι	Jser :	settin	g	
VCOMDC	1	0	0	0	6 (DI6-DI11)	→higher DC voltage	-	-	1	1	1	1	1	1	-	-	Opti	mum	setti	ng fo	or eac mo	ch onitor
CONTRAST					4 (DI4-DI7)	→higher contrast	0	1	1	1	-	-	-	-	U	ser s	etting]	-	-	-	-
PANEL1	0	[]]	0	0	3 (DI9-DI11)		-	_	-	-	-	0	0	1	-	-	-	-	-	0	0	1
VDISP	1	1	0	0	5 (DI4-DI8)	→longer vertical flyback time	1	0	1	0	1	-	-	-		Use	er set	tting		-	-	-
PANEL2			1 !	1 !	2 (DI10-DI11)	_	-	-	-	-	-	0	0	0	-	-	-	-	-	0	0	0
HDISP	0	0	1	0	8 (DI4-DI11)	→longer horizontal	0	1	0	1	0	0	1	0			. ι	Jser s	settin	g		
					<u> </u>	flyback time																
PANEL3	1	0	1	0	8 (DI4-DI11)	-	0	1	0	0	1	1	0	0	0	1	0	0	1	1	0	0
FUNC1	0	1	1	0	8 (DI4-DI11)	-	0	0	0	1	0	0	0	0	0	-	Jser s	settin	g	0	0	0
FUNC2	1	1	1	0	8 (DI4-DI11)	-	1	1	1	1	0	0	0	0	Üse	er set	tting	1	0	0	-	-
FUNC3	0	0	0	1	8 (DI4-DI11)	-	0	0	0	0	0	0	0	0	0	0		ι	Jser s	settin	g	
FUNC4	1	0	0	1	8 (DI4-DI11)	-	1	0	0	0	0	0	0	0	1			Use	er set	ting		
PANEL4	0	1	0	1	8 (DI4-DI11)	-	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
PANEL5	1	1	0	1	8 (DI4-DI11)	-	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
PANEL6	0	0	1	1	8 (DI4-DI11)	-	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
PANEL7	1	0	1	1	8 (DI4-DI11)	-	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
PANEL8	0	1	1	1	8 (DI4-DI11)	-	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
PANEL9	1	1	1	1	8 (DI4-DI11)		0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0

Configuration o f FUNC1 register

bit	Function	Description
DI4	TEST 0	Fix it to 0.
DI5	Vertical flip display	Flip image vertically (from top to bottom) 0: Normal, 1: Vertical flip
DI6	Horizontal flip display	Flip image horizontally (from side to side) 0: Normal, 1: Horizontally flip
DI7	Backlight control	Set BLON signal that controls external backlight circuitry. 0: Low 1: High
DI8	Standby control	Switch between standby and operation. 0: standby, 1: operation
DI9	TEST 1	
DI10	TEST 2	Fix it to 0.
DI11	TEST 3	

Configuration of FUNC2 register

	ien er regieter	
bit	Function	Description
DI4	HSYNC polarity	Change polarity of HSYNC. 0: Positive polarity, 1: Negative polarity
DI5	VSYNC polarity	Change polarity of VSYNC 0: Positive polarity, 1: Negative polarity
DI6	CLK polarity	Change polarity of CLK. 0: Noninversion 1: Inversion
DI7	TEST 4	Fix it to 1.
DI8	TEST 5	Fix it to 0.
DI9	TEST 6	
DI10	NC	-
DI11	NC	

(23/53)

Issue: Sep. 2, 2015

SPECIFICATIONS No. 14TLM042

bit	Function	Description
DI4	Test 7	Please fix it to "0".
DI5	Test 8	
DI6	GM1[0]	Register for gamma potential correction when input data D [*7:*0] is 192(=C0h).
DI7	GM1[1]	
DI8	GM1[2]	
DI9	GM2[0]	Register for gamma potential correction when input data D[*7:*0] is 148(=94h).
DI10	GM2[1]	
DI11	GM2[2]	

FUNC4 Register Configuration

bit	Function	Description
DI4	Test 9	Please fix to "1".
DI5	Select gamma	Select gamma correction cur 0: built-in gamma correction curve
	correction curve	1: user-established gamma correction curve
DI6	GM3[0]	Register for gamma potential correction when input data D [*7:*0] is 108(=6Ch).
DI7	GM3[1]	
DI8	GM3[2]	
DI9	GM4[0]	Register for gamma potential correction when input data D[*7:*0] is 64(=40h).
DI10	GM4[1]	
DI11	GM4[2]	

TEST 0 to TEST 9


Please fix DI4, DI9 through DI11 of the FUNC1 registers to "0".


Please fix DI7 of FUNC2 to "1", DI8 and DI9 of FUNC2 to "0". DI10 and DI11 are no connection.

Please fix DI4 and DI5 of FUNC3 to "0".

Please fix DI4 of FUNC4 to"1".

<u>User Setting Values</u> Please use "User setting values" to set up PANEL1 through PANEL9, DI4, DI9 through DI11 of FUNC1 and DI7 through DI9 of FUNC2. Use of unspecified values may cause malfunction.





SPECIFICATIONS No. 14TLM042	Issue: Sep. 2, 2015
(5) VERTICAL FLYBACK TIME SET (VDISP)	
The length of vertical fly back period can be set from 0 to 31H by 5-bit of DI4 through DI8 of When VSYNC and HSYNC are negative polarity, "Lo" period of VSYNC is detected at the The setting value of VDISP is determined by the number of horizontal periods from the first of VSYNC=Lo to the first line's display data input.Please set VDISP=1 as shown in "Example even if the display data of the first line is input When the pulse width of VSYNC extends over two or more H as shown in "Example 3", the determined by the number of horizontal periods from the first detection of VSYNC=Lo to the data input. When the initial value is "0", the first line's display data needs to be inputted immediately a as shown in "Example 4". When VDISP=0, please use odd number for the setting of the total number of lines that con This function can also be used for vertical display range setup (Vertical position setup).	rising edge of HSYNC. t detection ble 1" e setting value is e first line's display fter VSYNC
Example 1 : VDISP=1(01h) VDISP	
VSYNC	
HSYNC	
1st line display data D[27:00]	
Example 2 : VDISP=1(01h) VDISP	
VSYNC	
D[27:00]	
Example 3 : VDISP=3(03h) VDISP	;
VSYNC	
HSYNC	1st line display data
D[27:00]	
Example 4 : VDISP=0(00h)	
VSYNC	
HSYNC HSYNC	
1st line display data 2nd line display data D[27:00]	
ORTUS TECHNOLOGY CO., LTD.	

(26/53)

	(27/53)
SPECIFICATIONS No. 14TLM042	Issue: Sep. 2, 2015
(6) PANEL Setting 2 (PANEL2)	
PANEL 2 register 3-bit (DI9 and DI11) can select operating conditions from 8 choices. Please set this register to these values.	
DI9 DI10 DI11 0 0 0	
(7) Horizontal Flyback Period Setting (HDISP)	
Horizontal flyback time can be set from 5 to 258CLK by HDISP register with 8-bit of DI14 th However, set value of 0 or 1 is prohibited. Actual flyback time is "setting value plus 3CLK". When initial value is 74, a data after a lapse of 74 + 3CLK=77CLK from the rising edge of H as shown in the following chart.	
This function can also be used for horizontal display range setup (Horizontal position setup)	ı.
Example : HDISP=74(4Ah)	
HSYNC	
CLK	77
<u> </u>	
(8) PANEL Setting 3 (PANEL3)	
Select operating condition of the signal generated by driver IC in accordance with 8-bit of D of PANEL 3 register. Please set this register to these values.	l4 to DI11
DI4DI5DI6DI7DI8DI9DI10DI1101001100	

Issue: Sep. 2, 2015

(9) FUNCTION SET 1 (FUNC1)

FUNC1 register sets and controls the following functions by its each bit of DI5,DI6 and di8.

Vertical Flip Display (Up/Down)

DI5=0 for normal display, DI5=1 for vertical flip display

After completing the setup by serial communication, the selected display mode is carried out by VSYNC. (Normal display is defined when "Product Number" logo on the front case is placed at the bottom.)

<u>Horizontal Flip Display (Right/Left)</u> DI6=0 for normal display, DI6=1 for horizontal flip display The selected display mode is executed at VSYNC after setup by serial communication.

(Please refer to the section 8.3 Display Data Transfer)

Backlight Control

DI7 switches the backlight driver IC. BLON terminal outputs set value of DI7. Since its output level is VDD or VSS, this function can also be used for other controls than the backlight. After completing the setup by serial communication, the selected display mode is carried out by VSYNC.

Standby Mode

DI8=0 for standby mode, DI8=1 for normal operation

Since default value of DI8 after power on is "0", it automatically goes to standby mode. Power consumption is significantly reduced in standby mode by disabling the timing generator and the LCD driving circuitry, and disconnecting current lines.

No image is displayed (white raster display) during standby mode unless DI8 is set to 1 for normal operation by serial communication. Serial data can be received by serial communication block even in standby mode. Please refer to the section 8.4 "Standby (Power save) Sequence" for standby mode and power on/off sequence. When normal operation is switched to standby mode, afterimage treatment is carried out before switching to standby mode.

	(29/53)		
SPECIFICATIONS No. 14TLM042	Issue: Sep. 2, 2015		
(10) FUNCTION SET 2 (FUNC2) FUNC2 register sets and controls the following functions by its each bit of DI4 thru DI6.			
<u>HSYNC,VSYNC,CLK Polarity Switching</u> Polarity of HSYNG is switched by DI4. DI4=0 for positive polarity input, DI4=1 for negati Polarity of VSYNC is switched by DI5. DI5=0 for positive polarity input, DI5=1 for negative Polarity of CLK is switched by DI6. DI6=0 for non-inversion, DI6=1 for inversion.	ve polarity input. /e polarity input.		
Initial value of DI4, DI5 and DI6 are "1". The following chart shows polarity of each signal Please set change of VSYNC, HSYNC and display data at the rising edge of CLK.	l at the initial value.		
VSYNC			
HSYNC			
	Γ.		
D[27:00]	Ĺ		
Polarity of each signal can be changed independently by logic of DI4, DI5 and DI6.			
Example 1 : DI4=0,DI5=DI6=1 (HSYNC has positive polarity and Hi active)			
VSYNC			
HSYNC			
	Ļ		
D[27:00]			
Example 2 : DI4=1,DI5=0,DI6=1 (VSYNC has positive polarity and Hi active)			
VSYNC			
HSYNC			
	Ĺ		
D[27:00]	Ē		
Example 3 : DI4=DI5=1,DI6=0 (CLK is reversed, data is read at the rising edge of CLK.)			
VSYNC			
HSYNC			
D[27:00]	Γ .		
ORTUS TECHNOLOGY CO., LTD.			

(11) FUNCTION SET 3, 4 (FUNC 3, 4)

Gamma Curve Correction Select

DI5=0 of FUNC 4 Register:	Deactivate user configurable gamma correction circuitry. Use built-in gamma curve.
DI5=1 of FUNC 4 Register:	Activate user configurable gamma correction circuitry.

Setting Method of User Configurable Gamma Correction Curve


Gamma curve can be corrected by using GM1[2:0] thru GM4[2:0] registers of FUNC 3 and FUNC 4. GM1 thru GM4 corrects each following gamma potential respectively.

 $GM1[2:0] \rightarrow Input data D[*7:*0] = Register for gamma potential correction at 192(=C0h)$ $GM2[2:0] \rightarrow Input data D[*7:*0] = Register for gamma potential correction at 148(=94h)$ $GM3[2:0] \rightarrow Input data D[*7:*0] = Register for gamma potential correction at 108(=6Ch)$ $GM4[2:0] \rightarrow Input data D[*7:*0] = Register for gamma potential correction at 64(=40h)$

Below chart shows characteristic curve of gray scale input data - liquid crystal applied voltage. Input value of "0" is assumed to be 0% of applied voltage to liquid crystal, and input value of "225" is assumed to be 100% of applied voltage to liquid crystal. Adjustable range of GM1 thru GM4 registers are described below.

Use user configurable gamma correction curve.

	GM4[2:0]	GM3[2:0]	GM2[2:0]	GM1[2:0]
00h	No correction	No correction	No correction	No correction
01h	54.5%	66.7%	75.8%	84.8%
02h	51.5%	63.6%	72.7%	81.8%
03h	48.5%	60.6%	69.7%	78.8%
04h	45.5%	57.6%	66.7%	75.6%
05h	42.4%	54.5%	63.6%	72.7%
06h	39.4%	51.5%	60.6%	69.7%
07h	36.4%	48.5%	57.6%	66.7%



(31/53)

SPECIFICATIONS No. 14TLM042

Issue: Sep. 2, 2015

When no correction is made to gamma potential of GM1 to GM4; The voltages at "0" and "255" are fixed in accordance with the contrast and brightness settings, and voltages at 1 to 254 are determined by resister split ratio produced by the driver IC built-in gamma curve resister. (Refer to the chart in previous page) Liquid crystal applied voltage takes the values of 45.7%, 58.5%, 66.4% and 74,8% when input date is 64, 108, 148 and 192 respectively.

When correction is made to any of GM1 to GM4 by user;

The voltage is corrected in accordance with a correction point and its set value configured by user.


The voltages at 1 to 254 are determined by resister split ratio between voltage at 0 and 225 and input data.

Example:

Darken gray scale in black side.

 \rightarrow Change liquid crystal applied voltage at the 64 point to darken side.

 \rightarrow Set GM4[2:0] to 7h, GM3[2:0] to 6h, GM2[2:0] to 5h and GM1[2:0] to 4h.



SPECIFICATIONS No. 14TLM042	Issue: Sep. 2, 2015
(12) PANEL SELECT 4 (PANEL 4)	
Select operating condition of the signal generated by driver IC in accordance with 8-bit of D of PANEL 4 register.Please set this register to this value.)l4 to DI11
DI4 DI5 DI6 DI7 DI8 DI9 DI10 DI11 0 0 0 0 0 0 0 0	
(13) PANEL SELECT 5 (PANEL 5)	
Select operating condition of the signal generated by driver IC in accordance with 8-bit of E of PANEL 5 register.Please set this register to this value.)l4 to DI11
DI4 DI5 DI6 DI7 DI8 DI9 DI10 DI11 0 1 0 0 0 0 0 0	
(14) PANEL SELECT 6 (PANEL 6)	
Select operating condition of the signal generated by driver IC in accordance with 8-bit of D of PANEL 6 register. Please set this register to this value.)l4 to DI11
DI4 DI5 DI6 DI7 DI8 DI9 DI10 DI11 0 0 0 0 0 0 0 0	
(15) PANEL SELECT 7 (PANEL 7)	
Select operating condition of the signal generated by driver IC in accordance with 8-bit of D of PANEL 7 register.Please set this register to this value.)l4 to DI11
DI4 DI5 DI6 DI7 DI8 DI9 DI10 DI11 0 0 0 0 0 0 0 0	
(16) PANEL SELECT 8 (PANEL 8)	
Select operating condition of the signal generated by driver IC in accordance with 8-bit of E of PANEL 8 register.Please set this register to this value.	014 to DI11
DI4 DI5 DI6 DI7 DI8 DI9 DI10 DI11 0 0 0 0 0 0 0 0	
(17) PANEL SELECT 9 (PANEL 9)	
Select operating condition of the signal generated by driver IC in accordance with 8-bit of D of PANEL 9 register.Please set this register to this value.)l4 to DI11
DI4DI5DI6DI7DI8DI9DI10DI110000010	

(32/53)

SPECIFICATIONS No. 14TLM042	(33/53) Issue: Sep. 2, 2015
	13506. 360. 2, 2013
8.3 Display Data Transfer	
Input display data to D[27:00] D*0 :LSB, D*7:MSB	
Horizontal Timing and Order of Input Data	
Display data shall be input in synchronization with CLK. Polarity of CLK can be selected by DI16 of FUNCTION SET 2 (FUNC2).(at "MODE" = "VSS	S")
Normal display: Normal display is defined as the orientation that the FPC cable on the TF is placed on the downside.	T monitor
HSYNC	· · ·
сік паралала парала пара	
Input data Horizontal Back Porch	319 320 \cdots
Pixel $X_1 X_2 X_3 X_4 X_5 \cdots X_{31}$	18 X319 X320 ···
Horizontal flip display	
Input data Horizontal Back Porch	$8 \overline{)} 319 \overline{)} 320 \cdots$
Pixel $\sqrt{320}$ $\sqrt{319}$ $\sqrt{318}$ $\sqrt{317}$ $\sqrt{316}$ $\sqrt{3316}$	$\begin{array}{c c} \mathbf{v} & \mathbf{v} \\ \hline \mathbf{x}_3 & \mathbf{x}_2 & \mathbf{x}_1 \end{array} \cdots$
* Above timing chart shows correlation between input data and pixels in visual way and it is	not actual timing chart.
Vertical Timing and Order of Input Data	
Transfer of display data that consist of 240 lines in 1 field is explained below. The correlations between input line and display line at normal display and vertical flip displa	ay are described below.
Normal display: Normal display is defined as the orientation that the FPC cable on the TF is placed on the downside.	T monitor
VSYNC	•••
Input line No. (239) (240) (1) (1) (2) (3) (4) (5) (6)	239 240
Display line No. $(Y238)$ $(Y239)$ $(Y240)$ $(Y1)$ $(Y2)$ $(Y3)$ $(Y4)$ $(Y5)$ $(Y6)$ $(Y2)$	¥ Y238 Y239 Y240
Vertical flip display	
VSYNC	•••
Input line No. 239 240 1 2 3 4 5 6 <	239 240
Display line No. Y3 Y2 Y1 Y240 Y239 Y238 Y237 Y236 Y235 <	Y3 Y2 Y1
* Above timing chart shows correlation between input data and pixels in visual way and it is	s not actual timing chart.

Issue: Sep.

8.4 Standby (Power Save) Sequence

When "MODE" = "VSS", serial communication signals of CS, DI and SCK shall be input after VDD stabilizes at $VDD \ge [0.9 \times VDD]V$ for more than 20 msec or more after power on.

All initial values of serial data shall be set during this standby mode. Other logic input signals of HSYNC, VSYNC, D[27:00] and CLK shall be input simultaneously with VDD or


after power on (specified period marked ① in next page). All input signals shall be set to a fixed DC to reduce power consumption during standby mode.

Please follow the recommended power on/off sequence described below.

- Right after power on, serial communication registers are initialized. Therefore, standby control bit takes the value of "0". By this procedure the LCD goes into standby mode which significantly reduces power consumption of the LCD. No image is displayed (white raster display) on the screen and internal power circuit is deactivated during standby mode. Sync signal and display data (HSYNC, VSYNC, D[27:00], CLK) start to input before standby mode is released by serial communication.
- ② When the standby control bit is set to "1" by serial communication or the terminal "STBY" turn to "Lo" from "Hi", the standby mode is released by following VSYNC and the power supply circuit of building into begins operating. No image is displayed (white raster display) on the screen for 5 fields from the following VSYNC after the release of standby mode.
- ③ LCD goes into normal display (display under normal operation) at the timing of VSYNC after completion of the procedure described in ②. Backlight shall be lit up 1 or more field after going to normal display.
- ④ Standby mode can be established by setting standby control bit to "0" by serial communication or the terminal "STBY" turn to "Hi" from "Lo". Display data is changed to FFh at VSYNC that comes right after this serial communication, and afterimage treatment is performed for 2 fields of VSYNC. Displayed image under normal display is immediately changed to white raster display by this treatment. Continue to input sync signal (HSYNC,VSYNC,CLK) during this period.
- (5) LCD goes into standby mode, which is same as ① above, at the timing of VSYNC after completion of the procedure described in ④. Serial communication data is retained during standby mode. Serial communication signal and input signal can be deactivated
 - 2 to 4 repeats same procedures as described above.

Below procedure must be followed for power-off.

- 1 Implement standby setting.
- ② After standby setting, continue to input sync signals (HSYNC, VSYNC, CLK) during the image treatment period (until VSYNC after 2 fields subsequent to standby setting).
- 3 After 2, power off VDD after 30msec or more
- ④ Stop the sync signals (HSYNC, VSYNC, CLK) subsequent to afterimage treatment period and no later than VDD off.




- (Note 2) Input CLK during the period of inputting sync signals (HSYNC, VSYNC) and display data D[27:00].
- (Note 3) Due consideration needs to be given to power supply capacity as bigger current (inrush current) flows at standby release.
- (Note 4) Serial communication signals should be input after VDD stabilizes at VDD \geq [0.9×VDD]V for more than 20 msec.
 - And initial values of all serial data should be set during this period before standby release.
- (Note 5) Backlight should be turned on after 1 field from starting display. Backlight should be turned off before standby is set.

Voltage values shown in this chart are typical values, not fixed values.


(35/54)

Issue: Sep. 2, 2015



(36/53)






8.6 Other Functions


 $\boldsymbol{\cdot} \textbf{Built-in Panel Residual Charge Reduction Circuit}$

When the power turns off in accordance with the mandatory procedure described in the section "8.4 Standby (Power save) Sequence", afterimage treatment is carried out after standby mode is set. This circuit automatically reduces panel's residual charge and prevents afterimage for a long time even if standby mode setting fails to be made before power-off.



ORTUS TECHNOLOGY CO., LTD.

(39/53)




ORTUS TECHNOLOGY CO., LTD.

(40/53)



וסנ			FIONS	No '	1/1	N/N/2
ᅚ	-016	IUA		INU.	141L	





(42/53) Issue: Sep. 2, 2015

SPECIFICATIONS No. 14TLM042


10. CHARACTERISTICS

10.1 Optical Characteristics < Measurement Condition > Measuring instruments: CS1000 (KONICA MINOLTA) , LCD7200(OTSUKA ELECTRONICS) EZcontrast160D(ELDIM) Driving condition: VDD = 3.0V, VSS = 0V Optimized VCOMDC Backlight: IL=14.0mA Measured temperature: Ta = 25° C

	Item	Symbol	Condition	MIN	TYP	MAX	Unit	Note No.	Remark
Respons e time	Rise time	TON	[Data]= FFh→00h	—	—	40	ms	1	*
Resp e tii	Fall time	TOFF	[Data]= 00h→FFh	_	_	60	ms		
Co	ontrast ratio	CR	[Data]= FFh/00h	240	400	—		2	
6	Left	θL	[Data]=	80		—	deg	3	*
din gle	Right	θR	FFh / 00h	80	—	—	deg		
Viewing angle	Up	φU	CR≧10	80	—	—	deg		
>	Down	φD		80	_	—	deg		
White Chromaticity x		X V	[Data]=FFh	White ch	nromatici	ty range		5	
Burn-in			be obse		rn-in ima r 2 hours isplay.	-	6	At optimized VCOMDC	
Brightness at the screen center		[Data]=FFh	350	500	—	cd/m²	7		
Brightness distribution		on	[Data]=FFh	70	—	—	%	8	

* Note number 1 to 8: Refer to the APPENDIX of "Reference Method for Measuring Optical Characteristics".

* Measured in the form of LCD module.



[White Chromaticity Range]

х	У
0.26	0.34
0.26	0.27
0.34	0.27
0.35	0.30
0.35	0.37
0.27	0.37

White Chromaticity Range

10.2 Temperature Characteristics

< Measurement Condition >

Measuring instruments:
Driving condition:

Backlight:

CS1000 (KONICA MINOLTA) , LCD7200(OTSUKA ELECTRONICS) VDD = 3.0V, VSS = 0V Optimized VCOMDC IL=14.0mA

l.	tem		Specif	Remark	
1	lem		Ta=-20° C	Ta=70° C	Remark
Contrast ratio		CR	40 or more	40 or more	
Response time	Rise time	TON	200 msec or less	30 msec or less	
Response time	Fall time	TOFF	300 msec or less	50 msec or less	
Display Quality			No noticeable display defect or ununiformity should be observed.		Use the criteria for judgment specified in the

			0				(44/53)
			SF	PECIFIC	ATIONS	S No. 14TLM042	Issue: Sep. 2, 2015
11.	11. CRITERIA OF JUDGMENT						
1	11.1 Defective Display and Screen Quality Test Condition: Observed TFT-LCD monitor from front during operation with the following conditions						
Driving SignalRaster Patter (RGB, white, black)Signal condition[Data] : FFh, A0h, 00h (3 steps)Observation distance30 cmIlluminance200 to 350 lxBacklightIL = 14.0 mA							
De	efect it	em			De	efect content	Criteria
	Line	lefect	Black white	e or colo	rline 3 d	or more neighboring defective dots	Not exists
Display Quality	표 TFT or CF, or du (brighter dot, dan 중 Dot defect High bright dot: 요 Low bright dot:			ghtness or dust i ot, darker dot: Visi dot: Visi	on dot-by is counte dot) ble throu ble throu	/-dot base due to defective	Refer to table 1
						r at [Data]=00h)	ignored
	D			ghtness		ain, black stain etc)	Invisible through 1% ND filter
Screen Quality			Point-like		0.25mm	i<φ ≦0.25mm	N=0 N≦2
Jue	Fore	-			0.15<ψ φ≦0.15		In≧∠ Ignored
en (part	icle	iner			length and 0.08mm <width< td=""><td>N=0</td></width<>	N=0
Cree						3.0mm or width ≤ 0.08 mm	Ignored
Š	Others					Use boundary sample	
			φ(mm): Average diameter = (major				for judgment when necessary
	able 1	High		Dark	Titel		
· ·	Area	brigh dot	dot	dot	Total	Crit Permissible distance between same	
	A	0	2	2	3	(includes neighboring dots): 3 mm or	more
	В	2	4	4	5	Permissible distance between same color high bright dots (includes neighboring dots): 5 mm or more	
	Total	2	4	4	5		
₽	B area A area						
	ORTUS TECHNOLOGY CO., LTD.						

(44/53)

Testing conditions

Illuminance Observation distance 1200~2000 lx 30cm

	Item	Criteria	Remark
Polarizer	Flaw Stain Bubble Dust Dent	Ignore invisible defect when the backlight is on.	Applicable area: Active area only (Refer to the section 3.2 "Outward form")
	S-case	No functional defect occurs	
	FPC cable	No functional defect occurs	

ORTUS TECHNOLOGY CO., LTD.

Issue: Sep. 2, 2015

SPECIFICATIONS No. 14TLM042


1

	Test item	Test condition	number of failures /number of examinations
	High temperature storage	Ta=80°C 240hr	0/3
	Low temperature storage	Ta=-30°C 240hr	0/3
st	High temperature & high	Ta=60°C, RH=90% 240hr	0/3
Durability test	humidity storage	non condensing 💥	
	High temperature operation	Tp=70°C 240hr	0/3
ab	Low temperature operation	Tp=-20°C 240hr	0/3
Du	Llightern 8 humid exertion	Tp=40°C, RH=90% 240hr	0/3
-	High temp & humid operation	non condensing 🛛 🛛 💥	
	Thermal shock storage	-30←→80°C(30min/30min) 100 cycles	0/3
		Confirms to EIAJ ED-4701/300	0/3
	Electrostatic discharge test	C=200pF,R=0Ω,V=±200V	
	(Non operation)	Each 3 times of discharge on and power supply	
Mechanical environmental test		and other terminals.	
	Curface discharge test	C=250pF, R=100Ω, V=±12kV	0/3
	Surface discharge test	Each 5 times of discharge in both polarities	
	(Non operation)	on the center of screen with the case grounded.	
en	FPC tension test	Pull the FPC with the force of 3N for 10 sec.	0/3
E		in the direction +/- 90-degree to its	
<u>i</u>	(FPC of LCD only)	original direction.	
2 L	FPC bend test	Pull the FPC with the force of 3N for 10 sec.	0/3
ale		in the direction +/-180-degree to its	
<u>ič</u>	(FPC of LCD only)	original direction. Repeat it 3 times.	
har	Vibration test	Total amplitude 1.5mm, f=10 ~55Hz, X,Y,Z	0/3
ec	VIDIATION LEST	directions for each 2 hours	
Σ		Use ORTUS TECHNOLOGY original jig (see next page)	0/3
		and make an impact with peak acceleration of	
	Impact test	1000m/s ² for 6 msec with half sine-curve at	
		3 times to each X, Y, Z directions in	
		conformance with JIS 60068-2-27-2011.	
st		Acceleration of 19.6m/s ² with frequency of	0/1 Packing
Packing test	Packing vibration-proof test	$10 \rightarrow 55 \rightarrow 10$ Hz, X,Y, Zdirection for each	
ing		30 minutes	
ŠČ	Packing drop test	Drop from 75cm high.	0∕1 Packing
ñ	Facking urop test	1 time to each 6 surfaces, 3 edges, 1 corner	-

Note:Ta=ambient temperature Tp=Panel temperature

% The profile of high temperature/humidity storage and High Temperature/humidity operation (Pure water of over $10M\Omega \cdot cm$ shall be used.)

storage:60°C operation:40°C (◯	temperature							
25°C ordinary	emperature							
	relative humidity	90%RH 75%RH 60%RH						
		ordinary humidity						
동 Table2.Reliability Measure	ୁନ୍ଦୁ ci Criteria the parameters after leaving the monitor	r at the ordinary temperature						
	for 24 hours or more after the test completion.							
item	Standard	Remarks						
Display quality	No visible abnormality shall be seen.	As criteria of 11"CRITERIA OF JUDGMENT".						
Contrast ratio	40 or more							
	ORTUS TECHNOLOGY							



(47/53)

SPECIFICATIONS No. 1	14TLM042	Issue: Sep. 2, 2015
13. PACKING SPECIFICATIONS		
	 Step 1. Each product is to be placed in a tray with the display surface facin (20products per tray) Step 2. Each tray is to be piled up in san trays be in a stack of 10. One empty tray is to be put on the Step 3. 2 packs of moisture absobers an tray as shown in the drawing. Put piled trays into a sealing bag Vacuum and seal the sealing bag machine. Step 4. The stack of trays in the plastic to a inner carton. Step 5. A corrugated board is to be place bottom of the inner carton. The two corrugated boards and the inserted into an outer carton. Step 6. The outer carton needs to sealed 	ng downward. ne orientation and the ne top of stack of 10 trays. re to be placed on the top g with the vacuum sealing pack is to be inserted into ed on the top and on the the inner carton is to be
	 shown in the drawing. The model number, quantity of p date are to be printed on the outer lf necessary, shipping labels or in be put on the outer carton. Step 7. The outer carton is to be inserted with same direction. The extra outer carton needs to a shown in the drawing. Step 8. The model number, quantity of p date are to be printed on the extra lf necessary, shipping labels or in be put on the extra outer carton. 	er carton. mpression markings are to d into a extra outer carton sealed with packing tape roducts, and shipping ra outer carton.

Remark: The return of packing materials is not required.

	Packing item name Specs., Material				
1 Tray		A-PET			
2 Sealing bag					
③ Inner cartor	า	Corrugated cardboard			
Inner board		Corrugated cardboard			
5 Outer carton		Corrugated cardboard			
6 Drier		Moisture absorber			
⑦ Packing tap	e				
8 Extra outer	carton	Corrugated cardboard			

ORTUS TECHNOLOGY CO., LTD.

D : Approx. W : Approx. H : Approx.

Dimension of extra outer carton

Quantity of products packed in one carton: Gross weight : Approx. 6.7Kg

(338mm) (549mm) (198mm)

200

SPECIFICATIONS No. 1	4TLM042
----------------------	---------

	Caution
(1)	Do not make an impact on the LCD panel glass because it may break and you may get injured from it.
(2)	If the glass breaks, do not touch it with bare hands. (Fragment of broken glass may stick you or you cut yourself on it.
(3)	If you get injured, receive adequate first aid and consult a medial doctor.
(4)	Do not let liquid crystal get into your mouth. (If the LCD panel glass breaks, try not let liquid crystal get into your mouth even toxic property of liquid crystal has not been confirmed.
(5)	If liquid crystal adheres, rinse it out thoroughly. (If liquid crystal adheres to your cloth or skin, wipe it off with rubbing alcohol or wash it thoroughly with soap. If liquid crystal gets into eyes, rinse it with clean water for at least 15 minutes and consult an eye doctor.
(6)	If you scrap this products, follow a disposal standard of industrial waste that is legally valid in the community, country or territory where you reside.
(7)	Do not connect or disconnect this product while its application products is powered on.
(8)	Do not attempt to disassemble or modify this product as it is precision component.
(9)	A part of soldering part has been exposed, and avoid contact (short-circuit) with a metallic part of the case etc. about FPC of this model, please. Please insulate it with the insulating tape etc. if necessary. The defective operation is caused, and there is a possibility to generation of heat and the ignition.
(10)	Since excess current protection circuit is not built in this TFT module, there is the possibility that LCD module or peripheral circuit become feverish and burned in case abnoramal operation is generated. We recommend you to add excess current protection circuit to power supply.

Ihis instruction which, if not correctly observed, may result in bodily injury, or material damages alone.

		(50/53)
	SPECIFICATIONS No. 14TLM042	Issue: Sep. 2, 2015
14.2 F	Precautions for Handling	
1)	Wear finger tips at incoming inspection and for handling the TFT monitors to keep display quality and keep the working area clean. Do not touch the surface of the polarizer as it is easily scratched.	
2)	Wear grounded wrist-straps and use electrostatic neutralization blowers to prevent sta charge and discharge when handling the TFT monitors as the LED in this TFT monito is damageable to electrostatic discharge, Properly set up equipment, jigs and machines, and keep working area clean and tidy for handling the TFT monitors.	
3)	Avoid strong mechanical shock including knocking, hitting or dropping to the TFT mor for protecting their glass parts. Do not use the TFT monitors that have been experien dropping or strong mechanical shock.	
4)	Do not use or storage the TFT monitors at high temperature and high humidity environ Particularly, never use or storage the TFT monitors at a location where condensation	
5)	Avoid using and storing TFT monitors at a location where they are exposed to direct sunlight or ultraviolet rays to prevent the LCD panels from deterioration by ultraviolet r	ays.
6)	Do not stain or damage the contacts of the FPC cable . Otherwise, it may cause poor contact or deteriorate reliability of the FPC cable.	
7)	Do not bend or pull the FPC cable or carry the TFT monitor by holding the FPC cable.	
8)	Peel off the protective film on the TFT monitors during mounting process. Refer to the section 14.5 on how to peel off the protective film. We are not responsible for electrostatic discharge failures or other defects occur when peeling off the protective film.	
14.3 F	Precautions for Operation	
1)	Since this TFT monitors are not equipped with light shielding for the driver IC, do not expose the driver IC to strong lights during operation as it may cause functional section.	l failures.
2)	In case of powering up or powering off this LCD module, be sure to comply the sequence as instructed in this specification.	
3)	Optimize Vcom/C within recommended operating conditions. * When Vcom/c is not an optimal value, flicker and image sticking will be occuerd.	
4)	Do not plug in or out the FPC cable while power supply is switch on. Plug the FPC cable in and out while power supply is switched off.	
5)	Do not operate the TFT monitors in the strong magnetic field. It may break the TFT m	nonitors.
6)	Do not display a fixed image on the screen for a long time.	

6) Do not display a fixed image on the screen for a long time. Use a screen-saver or other measures to avoid a fixed image displayed on the screen for a long time. Otherwise, it may cause burn-in image on the screen due the characteristics of liquid crystal.

SPECIFICATIONS No. 14TLM042	2
-----------------------------	---

(51/53)

14.4 Storage Condition for Shipping Cartons

Storage environment

0.01	age chimoninent	
•	Temperature	0 to 40°C
•	Humidity	60%RH or less
		No-condensing occurs under low temperature with high humidity condition.
•	Atmosphere	No poisonous gas that can erode electronic components and/or wiring
		materials should be detected.
•	Time period	1 year
•	Unpacking	To protect the TFT monitors from static damage during unpacking, keep room humidity more than 50%RH and implement effective countermeasures against static electricity such as establishing a ground (an earth) before
		unpacking.
•	Maximum piling up	7 cartons

14.5 Precautions for Peeling off the Protective film


The followings work environment and work method are recommended to prevent the TFT monitors from static damage or adhesion of dust when peeling off the protective films.

A) Work Environment

- a) Humidity: 50 to 70 %RH, Temperature15°C to 27°C
- b) Operators should wear conductive shoes, conductive clothes, conductive finger tips and grounded wrist-straps. Anti-static treatment should be implemented to work area's floor.
- c) Use a room shielded against outside dust with sticky floor mat laid at the entrance to eliminate dirt.

B) Work Method

- The following procedures should taken to prevent the driver ICs from charging and discharging.
- a) Use an electrostatic neutralization blower to blow air on the TFT monitors to its lower left when the FPC cable is facing to the downside.
 Optimize direction of the blowing air and the distance between the TFT monitors and the electrostatic neutralization blower.
- b) Put an adhesive tape (Scotch tape, etc) at the lower left corner area of the protective film to prevent scratch on surface of TFT monitors.
- c) Peel off the adhesive tape slowly (spending more than 2 secs to complete) by pulling it to opposite direction.



Direction of blowing air (Optimize air direction and the distance)

(52/	53)
\UZ/	00/


Issue: Sep. 2, 2015

APPENDIX

Reference Method for Measuring Optical Characteristics and Performance

1. Measurement Condition	n
Measuring instruments:	CS1000 (KONICA MINOLTA), LCD7200(OTSUKA ELECTRONICS),
	EZcontrast160D(ELDIM)
Driving condition:	Refer to the section 10.1 "Optical Characteristics"
Measured temperature:	25°C unless specified
Measurement system:	See the chart below. The luminance meter is placed on the normal line of
	measurement system.
Measurement point:	At the center of the screen unless otherwise specified

Dark box at constant temperature




Measurement is made after 30 minutes of lighting of the backlight.

Measurement point:

At the center point of the screen Brightness distribution: 9 points shown in the following drawing.

<Landscape model>



Backlight IL = 14.0mA

Unit: fraction

		SPECIFICATIONS No. 14TLM042	lssu	e: Sep. 2, 2(
Test Me	athod			
Notice		Test method	Measuring	Remark
			instrument	
1 Response		Measure output signal waveform by the luminance	LCD7200	Black display
	time	meter when raster of window pattern is changed from		[Data]=00
		white to black and from black to white.		White display
				[Data]=FF
				TON
		White Black White		Rise time
				TOFF
				Fall time
		White		
		100%		
		100%		
		90%		
		10%		
		$\begin{array}{c c} & & & \\ \hline & & & \\ \hline & & \\ Black \end{array} \qquad $		
2		Measure maximum luminance Y1([Data]=FFh) and	CS1000	
	Contrast ratio	minimum luminance Y2([Data]=00h) at the center of	LCD7200	
		the screen by displaying raster or window pattern.		
		Then calculate the ratio between these two values.		
		Contrast ratio = Y1/Y2		
		Diameter of measuring point: 8mmφ(CS1000)		
ļ		Diameter of measuring point: 3mm (LCD7200)		
3	Viewing	Move the luminance meter from right to left and up	EZcontrast160D	
	angle	and down and determine the angles where		
	Horizontal θ	contrast ratio is 10.		
4	Vertical ϕ White	Mogeure chromaticity coordinates y and y of CIE1021	CS1000	
4	chromatically	Measure chromaticity coordinates x and y of CIE1931 colorimetric system at [Data] = FFh	031000	
	chiomatically	Color matching faction: 2°view		
5	Burn-in	Visually check burn-in image on the screen after 2 hours		At optimized
		of "window display" ([Data]=FFh/00h).		VCOMDC
6	Center	Measure the brightness at the center of the screen.	CS1000	_
-	brightness			
7	Brightness	(Brightness distribution) = 100 x B/A %	CS1000	
	distribution	A : max. brightness of the 9 points		
	I	B : min. brightness of the 9 points	1	