

Intelligent Power Module and Gate Drive Interface Optocoupler

Technical Data

HCPL-4506 HCPL-0466 CNW4506

Features

- Performance Specified for Common IPM Applications over Industrial Temperature Range: -40°C to 100°C
- Fast Maximum Propagation Delays

 $t_{PHL} = 400 \text{ ns},$ $t_{PLH} = 490 \text{ ns}$

- Minimized Pulse Width Distortion (PWD = 370 ns)
- Very High Common Mode Rejection (CMR): 15 kV/ μ s at $V_{CM}=1500~V$
- CTR > 44% at $I_F = 10 \text{ mA}$
- Safety Approval

UL Recognized per UL1577 (File No. E55361) - 2500 V_{rms} for 1 minute and 5000 V_{rms} for 1 minute (option 020) CSA Approved (File No. CA 88324) VDE0884 (June 1992)

Applications

- IPM Isolation
- Isolated IGBT/MOSFET Gate Drive
- AC and Brushless DC Motor Drives
- Industrial Inverters

Description

The HCPL-4506 and HCPL-0466 contain a GaAsP LED while the CNW4506 contains an AlGaAs LED. The LED is optically coupled to an integrated high gain photo detector. Minimized propagation delay difference between devices make these optocouplers excellent solutions for improving inverter efficiency through reduced switching dead time.


An on chip $20 \text{ k}\Omega$ output pull-up resistor can be enabled by short-

ing output pins 6 and 7, thus eliminating the need for an external pull-up resistor in common IPM applications. Specifications and performance plots are given for typical IPM applications.

Truth Table

LED	v _o
ON	L
OFF	Н

Schematic Diagram




The connection of a 0.1 µF bypass capacitor between pins 5 and 8 is recommended.

 $\label{lem:caution:c$



Pin Location (for reference only)



DIMENSIONS IN MILLIMETERS AND (INCHES).

Figure 1. HCPL-4506 Outline Drawing (Standard DIP Package).




Figure 2. HCPL-4506 Gull Wing Surface Mount Option #300 Outline Drawing.

www.DataSheet.in

Pin Location (for reference only)




Figure 3. HCPL-0466 Outline Drawing (8 Pin Small Outline Package).

Pin Location (for reference only)





Figure 4. CNW4506 Outline Drawing (8 Pin Wide Body Package).

www.DataSheet.in

Absolute Maximum Ratings

Parameter	Symbol	Min.	Max.	Units		
Storage Temperature	T_{S}	-55	125			
Operating Temperature	T_{A}	-40	100	°C		
Average Input Current ^[1]	I _{F(avg)}		25	mA		
Peak Input Current ^[2] (50% duty cycle, ≤ 1 ms pulse width)	I _{F(peak)}		50	mA		
Peak Transient Input Current (<1 μs pulse width, 300 pps)	I _{F(tran)}		1.0	A		
Reverse Input Voltage (Pin 3-2)	$V_{ m R}$		5	Volts		
Average Output Current (Pin 6)	I _{O(avg)}		15	mA		
Resistor Voltage (Pin 7)	V_7	-0.5	$V_{\rm CC}$	Volts		
Output Voltage (Pin 6-5)	V _O	-0.5	30	Volts		
Supply Voltage (Pin 8-5)	V_{CC}	-0.5	30	Volts		
Output Power Dissipation ^[3]	Po		100	mW		
Total Power Dissipation ^[4]	P_{T}		145	mW		
Lead Solder Temperature (HCPL-4506)	260°C for 10 s, 1.6 mm below seating plane					
Lead Solder Temperature (CNW4506)	260°C for 10 s (up to seating plane)					
Infrared and Vapor Phase Reflow Temperature (HCPL-0466)	See Reflow Thermal Profile below.					



Maximum Solder Reflow Thermal Profile. (Note: Use of Non-Chlorine Activated Fluxes is Recommended.)

Recommended Operating Conditions

Parameter	Symbol	Min.	Max.	Units
Power Supply Voltage	V_{CC}	4.5	30	Volts
Output Voltage	Vo	0	30	Volts
Input Current (ON)	I _{F(on)}	10	20	mA
Input Voltage (OFF)	V _{F(off)}	-5	0.8	V
Operating Temperature	T _A	-40	100	$^{\circ}\!\mathrm{C}$

www.DataSheet.in

Insulation Related Specifications

Parameter	Device	Symbol	Value	Units	Conditions
Minimum External	HCPL-4506	L(I01)	7.0	mm	Measured from input terminals to
Air Gap	HCPL-0466		4.97		output terminals, shortest distance
External Clearance	CNW4506		9.6		through air.
Minimum External	HCPL-4506	L(I02)	7.0	mm	Measured from input terminals to
Tracking	HCPL-0466		4.83]	output terminals, shortest distance
External Creepage	CNW4506		10.0		path along body.
Minimum Internal	HCPL-4506		0.08	mm	Through insulation distance conductor
Clearance (Internal	HCPL-0466		0.08		to conductor, between emitter and
Plastic Gap)	CNW4506		1.0		detector.
Minimum Internal	CNW4506		4.0	mm	Measured from input terminals
Creepage (Internal					to output terminals, along internal
Tracking Path)					cavity.
Comparative	HCPL-4506	CTI	200	Volts	DIN IEC 112/VDE 0303 Part 1
Tracking Index	HCPL-0466				
	CNW4506				
Isolation Group	HCPL-4506		IIIa		Material Group DIN VDE 0110
	HCPL-0466				-
	CNW4506				

VDE 0884 Insulation Related Characteristics (CNW4506 Only)

Description	Symbol	Characteristic	Units
Installation classification per DIN VDE 0110/1.89, Table 1			
for rated mains voltage ≤ 600 V		I-IV	
for rated mains voltage ≤ 1000 V		I-III	
Climatic Classification		55/100/21	
Pollution Degree (DIN VDE 0110/1.89)		2	
Maximum Working Insulation voltage	V_{IOWM}	1414	V_{PEAK}
	V_{IORM}	1000	V_{RMS}
Input to Output Test Voltage, Method b*			
$V_{PR} \times 1.875 = V_{IORM}$, 100% Production Test with tp = 1 sec,	V _{pr}	2652	V_{PEAK}
Partial Discharge < 5 pC		1875	V_{RMS}
Input to Output Test Voltage, Method a*			
$V_{PR} \times 1.5 = V_{IORM}$, Type and sample test,	$V_{ m pr}$	2121	V_{PEAK}
t _p = 60 sec, Partial Discharge < 5 pC	V_{pr}	1500	V _{RMS}
Highest Allowable Overvoltage*			
(Transient Overvoltage, $t_{ini} = 10 \text{ sec}$)	V _{IOTM}	8000	V_{PK}
Safety Limiting Values			
(Maximum values allowed in the event of a failure, also see Figure 19)			
Thermal Derating curve.	_	. ==	
Case Temperature	$T_{\rm S}$	175	°C
Current (Input Current I_F , $P_S = 0$)	I_{S}	400	mA
Output Power (obtained by setting pin $8 = 5.5 \text{ V}$,	P _{S, OUTPUT}	700	mW
pins $7, 6, 5 = \text{ground}$			
Insulation Resistance at T_S , $V_{IO} = 500 \text{ V}$	R_{IO}	$\geq 10^{9}$	ohm

^{*}Refer to the front of the optocoupler section of the optoelectronics Designer's Catalog, under Product Safety Regulations section, (VDE 0884) for a detailed description.

Note: Isolation characteristics are guaranteed only within the safety maximum ratings which must be ensured by protective circuits in application.

Regulatory Notes

- The HCPL-4506 and HCPL-0466 are recognized under the component program of U.L. (File No. E55361) for dielectric withstand proof voltages of 2500 $V_{\rm RMS}$, 1 minute.
- The HCPL-4506 and CNW4506 are recognized under the component program of U.L. (File No. E55361) for dielectric withstand proof voltages of 5000 V_{RMS} < 1 minute (Option 020).
- The HCPL-4506, HCPL-0466, and CNW4506 are CSA certified. (File No. CA88324).
- The CNW4506 is certified to VDE0884 (June 1992).

Electrical Specifications

Over recommended operating conditions unless otherwise specified: T_A = -40°C to +100°C, V_{CC} = +4.5 V to 30 V, I_{F(on)} = 10 mA to 20 mA, V_{F(off)} = -5 V to 0.8 V

Parameter	Symbol	Min.	Typ.*	Max.	Units	Test Co	nditions	Fig.	Note
Current Transfer Ratio	CTR	44	90		%	$I_F = 10 \text{ mA}, V$	$V_{\rm O} = 0.6 {\rm V}$		5
Low Level Output Current	I _{OL}	4.4	9.0		mA	$I_{\rm F} = 10$ mA, V	$V_{\rm O} = 0.6 \mathrm{V}$	5,6	
Low Level Output Voltage	V _{OL}		0.3	0.4	V	$T_A = 25^{\circ}C$ I	$I_{\rm O} = 2.4 \text{ mA}$		
Input Threshold Current	I _{TH}		1.0	4.0	mA	$V_0 = 0.8 \text{ V}, I_0$	= 0.75 mA	5	14
High Level Output Current	I _{OH}			5 50	μA μA	$V_{\rm F} = 0.8 \text{ V}, T_{\rm F}$ $V_{\rm F} = 0.8 \text{ V}$		7	
High Level Supply Current	I_{CCH}	-	0.6	1.1	mA	$V_{\rm F} = 0.8 \text{ V}, V_{\rm C}$	= Open		14
Low Level Supply Current	I _{CCL}		0.6	1.1	mA	$I_{\rm F} = 10 \text{ mA}, V$			14
Input Forward Voltage	$V_{\rm F}$		1.5	1.8	V		$I_{\rm F} = 10 \text{ mA}$	8	11
			1.6	1.85	V	CNW4506		9	İ
Temperature Coefficient of Forward Voltage	$\Delta V_F/\Delta T_A$		-1.6		mV/°C	HCPL-4506 HCPL-0466	$I_{\rm F} = 10 \text{ mA}$		
			-1.3		mV/°C	CNW4506			
Input Reverse Breakdown Voltage	BV_R	5			V	HCPL-4506 HCPL-0466	$I_R = 10 \mu A$		
		3			V	CNW4506			
Input Capacitance	C _{IN}		60		pF	HCPL-4506 HCPL-0466			
			72		pF	CNW4506			
Input-Output Insulation Voltage	$V_{\rm ISO}$	2500			$V_{ m RMS}$	HCPL-4506 HCPL-0466	RH < 50%, t = 1 min, $T_A = 25^{\circ}\text{C}$		6, 7, 8, 13
		5000			V_{RMS}	OPT. #020**			
		5000			V_{RMS}	CNW4506			
Resistance (Input - Output)	R _{I-O}		1012		Ω	HCPL-4506 HCPL-0466	V _{I-O} = 500 Vdc		6
		1012	10^{13}		Ω	CNW4506			
Capacitance (Input - Output)	$\mathrm{C}_{ ext{I-O}}$		0.6	:	pF	HCPL-4506 HCPL-0466	f = 1 MHz		6
			0.5		pF	CNW4506			
Internal Pull-up Resistor	$ m R_{L}$	14	20	25	kΩ	$T_A = 25$ °C			10,11
Internal Pull-up Resistor Temperature Coefficient	$\Delta R_L/\Delta T_A$		0.014		kΩ/°C				

^{*}All typical values at 25°C, $V_{\rm CC}=15$ V. **Available for HCPL-4506 only.

Switching Specifications ($R_L = 20 \text{ k}\Omega \text{ External}$)

Over recommended operating conditions unless otherwise specified:

 $T_A = -40$ °C to +100°C, $V_{CC} = +4.5$ V to 30 V, $I_{F(on)} = 10$ mA to 20 mA, $V_{F(off)} = -5$ V to 0.8 V

Parameter	Symbol	Min.	Typ.*	Max.	Units	Test C	onditions	Fig.	Note
Propagation Delay Time to Low	t _{PHL}	30	200	400	ns	$C_{L} = 100 \text{ pF}$	$I_{F(on)} = 10 \text{ mA},$ $V_{F(off)} = 0.8 \text{ V},$	10, 12,	9, 12,
Output Level			100		ns	$C_L = 10 \text{ pF}$	$V_{CC} = 15.0 \text{ V},$	14-17	14
Propagation Delay Time to High	$t_{\rm PLH}$	270	350	490	ns	$C_L = 100 \text{ pF}$	$\begin{vmatrix} V_{\text{THLH}} = 2.0 \text{ V,} \\ V_{\text{THHL}} = 1.5 \text{ V} \end{vmatrix}$		
Output Level			130			$C_L = 10 \text{ pF}$			
Pulse Width Distortion	PWD		150	370	ns	$C_L = 100 \text{ pF}$			18
Propagation Delay Difference Between Any 2 Parts	t _{PLH} -t _{PHL}	-150	140	370	ns				15
Output High Level Common Mode Transient Immunity	$ \mathrm{CM_H} $	15	30		kV/μs	$I_F = 0 \text{ mA},$ $V_O > 3.0 \text{ V}$	$\begin{aligned} &V_{CC} = 15.0 \text{ V,} \\ &C_{L} = 100 \text{ pF,} \\ &V_{CM} = 1500 \text{ V}_{P-P} \end{aligned}$	11	16
Output Low Level Common Mode Transient Immunity	$ \mathrm{CM_L} $	15	30		kV/μs	$I_{\rm F} = 10 \text{ mA}$ $V_{\rm O} < 1.0 \text{ V}$	$T_A = 25$ °C		17

Switching Specifications (R_L = Internal Pull-up)

Over recommended operating conditions unless otherwise specified:

 $T_{\rm A} = -40$ °C to +100 °C, $V_{\rm CC} = +4.5$ V to 30 V, $I_{\rm F(on)} = 10$ mA to 20 mA, $V_{\rm F(off)} = -5$ V to 0.8 V

Parameter	Symbol	Min.	Typ.*	Max.	Units	Test	Conditions	Fig.	Note
Propagation Delay Time to Low Output Level	${ m t_{PHL}}$	20	200	400	ns	$V_{CC} = 15.0 \text{ V}$	A, $V_{F(off)} = 0.8 \text{ V}$, C, $C_L = 100 \text{ pF}$, V, $V_{THHL} = 1.5 \text{ V}$	10, 13	9-12, 14
Propagation Delay Time to High Output Level	$ m t_{PLH}$	220	350	580	ns				
Pulse Width Distortion	PWD		150	480	ns				18
Propagation Delay Difference Between Any 2 Parts	t _{PLH} -t _{PHL}	-150	150	480	ns				15
Output High Level Common Mode Transient Immunity	CM _H		30		kV/μs	$I_F = 0 \text{ mA},$ $V_O > 3.0 \text{ V}$	$\begin{split} &V_{CC} = 15.0 \text{ V,} \\ &C_{L} = 100 \text{ pF,} \\ &V_{CM} = 1500 \text{ V_{P-P},} \end{split}$	11	16
Output Low Level Common Mode Transient Immunity	$ \mathrm{CM_L} $		30		kV/μs	$I_F = 16 \text{ mA},$ $V_O < 1.0 \text{ V}$	T _A = 25°C		17
Power Supply Rejection	PSR		1.0		V _{P-P}	Square Wave, t _{RISE} , t _{FALL} > 5 ns, no bypass capacitors			14

^{*}All typical values at 25°C, $V_{CC} = 15$ V.

Notes:

- 1. Derate linearly above 90°C free-air temperature at a rate of 0.8 mA/°C.
- 2. Derate linearly above 90°C free-air temperature at a rate of 1.6 mA/°C.
- 3. Deraté linearly above 90°C free-air temperature at a rate of 3.0 mW/°C.
- 4. Derate linearly above 90°C free-air temperature at a rate of 4.2 mW/°C.
- CURRENT TRANSFER RATIO in percent is defined as the ratio of output collector current (I_O) to the forward LED input current (I_F) times 100.
- Device considered a two-terminal device: Pins 1, 2, 3 and 4 shorted together and Pins 5, 6, 7 and 8 shorted together.
- In accordance with UL1577, each optocoupler is proof tested by applying an insulation test voltage
 ≥ 3000 V_{RMS} for 1 second (leakage detection current limit, I_{LO} ≤ 5 µA).
- 8. For option 020, in accordance with UL1577, each optocoupler is proof

- tested by applying an insulation test voltage $\geq 6000~V_{RMS}$ for 1 second (leakage detection current limit, $I_{I\text{-}O} \leq 5~\mu\text{A}$). This test is performed before the 100% production test for partial discharge (method b) shown in the VDE 0884 Insulation Characteristics Table (for CNW4506 only).
- 9. Pulse: f = 20 kHz, Duty Cycle = 10%.
- 10. The internal 20 k Ω resistor can be used by shorting pins 6 and 7 together.
- 11. Due to the tolerance of the internal resistor, and since propagation delay is dependent on the load resistor value, performance can be improved by using an external 20 k Ω 1% load resistor. For more information on how propagation delay varies with load resistance, see Figure 12.
- 12. The $R_L=20~k\Omega,~C_L=100~pF$ represents a typical IPM (Intelligent Power Module) load.
- 13. See Option 020 data sheet for more information.

- 14. Use of a 0.1 μF bypass capacitor connected between pins 5 and 8 can improve performance by filtering power supply line noise.
- 15. The difference between t_{PLH} and t_{PHL} between any two parts under the same test condition. (See IPM Dead Time and Propagation Delay Specifications section).
- 16. Common mode transient immunity in a Logic High level is the maximum tolerable dV_{CM}/dt of the common mode pulse, V_{CM} , to assure that the output will remain in a Logic High state (i.e., $V_{O} > 3.0 \text{ V}$).
- 17. Common mode transient immunity in a Logic Low level is the maximum tolerable dV_{CM}/dt of the common mode pulse, V_{CM} , to assure that the output will remain in a Logic Low state (i.e., $V_{O} < 1.0 \ V$).
- 18. Pulse Width Distortion (PWD) is defined as $|t_{PHL} t_{PLH}|$ for any given device

LED Drive Circuit Considerations for Ultra High CMR Performance

Without a detector shield, the dominant cause of optocoupler CMR failure is capacitive coupling from the input side of the optocoupler, through the package, to the detector IC as shown in Figure 20. The HCPL-4506, HCPL-0466 and CNW4506 improve CMR performance by using a detector IC with an optically transparent Faraday shield, which diverts the capacitively coupled current away from the sensitive IC circuitry. However, this shield does not eliminate the capacitive coupling between the LED and the optocoupler output pins and output ground as shown in Figure 21. This capacitive coupling causes perturbations in the LED current during common mode transients and becomes the major source of CMR failures for a shielded optocoupler. The main design

objective of a high CMR LED drive circuit becomes keeping the LED in the proper state (on or off) during common mode transients. For example, the recommended application circuit (Figure 19), can achieve 15 kV/µs CMR while minimizing component complexity. Note that a CMOS gate is recommended in Figure 19 to keep the LED off when the gate is in the high state.

Another cause of CMR failure for a shielded optocoupler is direct coupling to the optocoupler output pins through $C_{\rm LEDO1}$ and $C_{\rm LEDO2}$ in Figure 21. Many factors influence the effect and magnitude of the direct coupling including: the use of an internal or external output pull-up resistor, the position of the LED current setting resistor, the connection of the unused input package pins, and the value of the capacitor at the optocoupler output (C_L) .

Techniques to keep the LED in the proper state and minimize the effect of the direct coupling are discussed in the next two sections.

CMR with the LED On (CMR_L)

A high CMR LED drive circuit must keep the LED on during common mode transients. This is achieved by overdriving the LED current beyond the input threshold so that it is not pulled below the threshold during a transient. The recommended minimum LED current of 10 mA provides adequate margin over the maximum I_{TH} of 4.0 mA (see Figure 5) to achieve 15 kV/µs CMR. Capacitive coupling is higher when the internal load resistor is used (due to C_{LEDO2}) and an $I_F = 16$ mA is required to obtain 10 kV/µs CMR.

The placement of the LED current setting resistor effects the ability of the drive circuit to keep the LED on during transients and interacts with the direct coupling to the optocoupler output. For example, the LED resistor in Figure 22 is connected to the anode. Figure 23 shows the AC equivalent circuit for Figure 22 during common mode transients. During a +dVcm/dt in Figure 23, the current available at the LED anode (Itotal) is limited by the series resistor. The LED current (I_F) is reduced from its DC value by an amount equal to the current that flows through C_{LEDP} and C_{LEDO1} . The situation is made worse because the current through C_{LEDO1} has the effect of trying to pull the output high (toward a CMR failure) at the same time the LED current is being reduced. For this reason, the recommended LED drive circuit (Figure 19) places the current setting resistor in series with the LED cathode. Figure 24 is the AC equivalent circuit for Figure 19 during common mode transients. In this case, the LED current is not reduced during a +dVcm/dt transient because the current flowing through the package capacitance is supplied by the power supply. During a -dVcm/dt transient, however, the LED current is reduced by the amount of current flowing through C_{LEDN}. But, better CMR performance is achieved since the current flowing in C_{LEDO1} during a negative transient acts to keep the output low.

Coupling to the LED and output pins is also affected by the connection of pins 1 and 4. If CMR is limited by perturbations in the LED on current, as it is for the recommended drive circuit (Figure 19), pins 1 and 4 should be connected to the input circuit common. However, if CMR performance is limited by direct coupling to the output when the LED is off, pins 1 and 4 should be left unconnected.

CMR with the LED Off (CMR_H)

A high CMR LED drive circuit must keep the LED off $(V_F \leq V_{F(OFF)})$ during common mode transients. For example, during a +dVcm/dt transient in Figure 24, the current flowing through C_{LEDN} is supplied by the parallel combination of the LED and series resistor. As long as the voltage developed across the resistor is less than $V_{F(\mathrm{OFF})}$ the LED will remain off and no common mode failure will occur. Even if the LED momentarily turns on, the 100 pF capacitor from pins 6-5 will keep the output from dipping below the threshold. The recommended LED drive circuit (Figure 19) provides about 10 V of margin between the lowest optocoupler output voltage and a 3 V IPM threshold during a 15 kV/µs transient with $V_{CM} = 1500 \text{ V.}$ Additional margin can be obtained by adding a diode in parallel with the resistor, as shown by the dashed line connection in Figure 24, to clamp the voltage across the LED below $V_{F(OFF)}$.

Since the open collector drive circuit, shown in Figure 25, cannot keep the LED off during a +dVcm/dt transient, it is not desirable for applications requiring ultra high CMR_H performance. Figure 26 is the AC equivalent circuit for Figure 25 during common mode transients. Essentially all the current flowing through $C_{\rm LEDN}$ during a +dVcm/dt

transient must be supplied by the LED. $\rm CMR_H$ failures can occur at dv/dt rates where the current through the LED and $\rm C_{LEDN}$ exceeds the input threshold. Figure 27 is an alternative drive circuit which does achieve ultra high CMR performance by shunting the LED in the off state.

IPM Dead Time and Propagation Delay Specifications

The HCPL-4506, HCPL-0466 and CNW4506 include a Propagation Delay Difference specification intended to help designers minimize "dead time" in their power inverter designs. Dead time is the time period during which both the high and low side power transistors (Q1 and Q2 in Figure 28) are off. Any overlap in Q1 and Q2 conduction will result in large currents flowing through the power devices between the high and low voltage motor rails.

To minimize dead time the designer must consider the propagation delay characteristics of the optocoupler as well as the characteristics of the IPM IGBT gate drive circuit. Considering only the delay characteristics of the optocoupler (the characteristics of the IPM IGBT gate drive circuit can be analyzed in the same way) it is important to know the minimum and maximum turn-on (tpHL) and turn-off (t_{PLH}) propagation delay specifications, preferably over the desired operating temperature range.

The limiting case of zero dead time occurs when the input to Q1 turns off at the same time that the input to Q2 turns on. This case determines the minimum delay between LED1 turn-off and LED2 turn-on, which is related to the

worst case optocoupler propagation delay waveforms, as shown in Figure 29. A minimum dead time of zero is achieved in Figure 29 when the signal to turn on LED2 is delayed by $(t_{PLH max} - t_{PHL min})$ from the LED1 turn off. Note that the propagation delays used to calculate PDD are taken at equal temperatures since the optocouplers under consideration are typically mounted in close proximity to each other. (Specifically, t_{PLH max} and t_{PHL min} in the previous equation are not the same as the $t_{\text{PLH max}}$ and t_{PHL min}, over the full operating temperature range, specified in

the data sheet.) This delay is the maximum value for the propagation delay difference specification which is specified at 370 ns for the HCPL-4506, HCPL-0466 and CNW4506 over an operating temperature range of -40°C to 100°C.

Delaying the LED signal by the maximum propagation delay difference ensures that the minimum dead time is zero, but it does not tell a designer what the maximum dead time will be. The maximum dead time occurs in the highly unlikely case where one optocoupler with the fastest $t_{\rm PLH}$ and

another with the slowest t_{PHL} are in the same inverter leg. The maximum dead time in this case becomes the sum of the spread in the t_{PLH} and t_{PHL} propagation delays as shown in Figure 30. The maximum dead time is also equivalent to the difference between the maximum and minimum propagation delay difference specifications. The maximum dead time (due to the optocouplers) for the HCPL-4506, HCPL-0466 and CNW4506 is 520 ns (= 370 ns - (-150 ns))over an operating temperature range of -40°C to 100°C.




Figure 5. Typical Transfer Characteristics.




Figure 6. Normalized Output Current vs. Temperature.




Figure 7. High Level Output Current vs. Temperature.




Figure 8. HCPL-4506 and HCPL-0466 Input Current vs. Forward Voltage.




Figure 9. CNW4506 Input Current vs. Forward Voltage.




Figure 10. Propagation Delay Test Circuit.




Figure 11. CMR Test Circuit. Typical CMR Waveform.




Figure 12. Propagation Delay with External 20 k Ω RL vs. Temperature.




Figure 13. Propagation Delay with Internal 20 $k\Omega$ RL vs. Temperature.




Figure 14. Propagation Delay vs. Load Resistance.




Figure 15. Propagation Delay vs. Load Capacitance.




Figure 17. Propagation Delay vs. Input Current.




Figure 16. Propagation Delay vs. Supply Voltage.




Figure 18. CNW4506 Dependence of Safety Maximum Ratings with Ambient Temperature.




Figure 19. Recommended LED Drive Circuit.




Figure 20. Optocoupler Input to Output Capacitance Model for Unshielded Optocouplers.




Figure 21. Optocoupler Input to Output Capacitance Model for Shielded Optocouplers.




Figure 22. LED Drive Circuit with Resistor Connected to LED Anode (Not Recommended).




Figure 23. AC Equivalent Circuit for Figure 19 During Common Mode Transients.




Figure 25. Not Recommended Open Collector LED Drive Circuit.




Figure 24. AC Equivalent Circuit for Figure 16 During Common Mode Transients.




Figure 26. AC Equivalent Circuit for Figure 22 During Common Mode Transients.




Figure 27. Recommended LED Drive Circuit for Ultra High CMR.






Figure 28. Typical Application Circuit.





NOTE: THE PROPAGATION DELAYS USED TO CALCULATE PDD ARE TAKEN AT EQUAL TEMPERATURES.

Figure 29. Minimum LED Skew for Zero Dead Time.



MAXIMUM DEAD TIME (DUE TO OPTOCOUPLER)

= $(t_{PLH MAX.} - t_{PLH MIN.}) + (t_{PHL MAX.} - t_{PHL MIN.})$

= (t_{PLH} MAX. - t_{PHL} MIN.) - (t_{PLH} MIN. - t_{PHL} MAX.)

= PDD* MAX. - PDD* MIN.

*PDD = PROPAGATION DELAY DIFFERENCE

NOTE: THE PROPAGATION DELAYS USED TO CALCULATE THE MAXIMUM DEAD TIME ARE TAKEN AT EQUAL TEMPERATURES.

Figure 30. Waveforms for Dead Time Calculation.

For technical assistance or the location of your nearest Hewlett-Packard sales office, distributor or representative call:

Americas/Canada: 1-800-235-0312 **Far East/Australasia:** (65) 290-6305

Japan: (81 3) 3331-6111

Data subject to change.

Europe: Call your local HP sales office listed in your telephone directory. Ask for

 ${\bf a}\ Components\ representative.$

Copyright © 1995 Hewlett-Packard Co.

Printed in U.S.A.

5963-5130E (7/95)