

CM6307A


USB Audio Single Chip with Array Microphone



DESCRIPTION

CM6307A is C-Media's new Audio SOC IC. It contains highly performance ADC, and is extended by additional interface like I2C , SPI , allowing all kinds of Micro processor or DSP to communicate it. Especially in USB Microphone , Array Microphone applications , CM6307A could give you low noise but high quality speech input solution , thus, when it comes to conference or public speech , it would be wonderful choice for you. Also, CM6307A integrates all essential analog, 2CH ADC, DRC function, PLL, regulator , USB transceiver, with EEPROM to customize your own product string, PID and VID , 8 / 11.025 / 16 / 22.05 / 32 / 44.1 / 48KHz sampling rate and high quality 16-bit resolution and friendly General purpose inputs and outputs connect the CM6307A to peripheral hardware, like LED, keypads and buttons, there are many features could be programmable with external EEPROM and MCU.

BLOCK DIAGRAM



FEATURES

- USB spec. 2.0 Full speed compatible and USB IF certification
- USB audio device class spec. 1.0 and USB HID class spec. 1.1 compliant
- Supports control, interrupt and isochronous data transfers
- USB suspend/resume and remote wake-up support
- Embedded USB transceiver and power-on reset circuit
- Single 12MHz Crystal Input with On-chip PLL
- Support series number string for operation system detect
- Support Microsoft HID functions
- Support I2C & SPI (Master/Slave) control interface for external controller used
- EEPROM interface support 24C02 data format

TABLE OF CONTENTS

Release Note	3
1. Description and Overview	4
2. Features	4
3. Pin Description.....	6
3.1 Pin Assignment by Pin Number	6
3.2 Pin-Out Diagram.....	6
3.3 Pin Signal Description	7
4. Block Diagram	9
5. Ordering Information	10
6. USB Audio Topology and Descriptors.....	11
6.1 USB Audio Topology	11
6.2 Device Descriptors	11
6.3 Configuration Descriptors.....	12
6.4 Standard HID Interface Descriptor	12
7. Function Block Descriptions:	13
7.1 I2C Interface	13
7.1.1 Master Mode:	13
7.1.2 Slave Mode:	14
7.2 Serial Peripheral Interface.....	18
7.2.1 The SPI Design Goal and SPI Transactions.....	19
7.2.2 2-bit leading mode	22
7.3 EEPROM Data Format	24
8. Electrical Characteristics:	26
8.1 Absolute Maximum Rating.....	26
8.2 Operation Conditions	26
8.3 Electrical Parameters	27
9. Analog Performance	28
9.1 ADC FREQUENCY RESPONSE	28
9.2 ADC THD + N.....	28
Reference	29

CM6307A

USB Audio Single Chip with Array Microphone



Release Note

Revision	Date	Description
1.7	2010/4/26	Updated the EEPROM Data Format Address 0x09:Reserved Address 0x12(Bit2):reserved(0:default) Address 0x13:Reserved

1. Description and Overview

This is a highly integrated single chip USB audio solution which comprises more USB audio controller and applications. According to coming more experiences in PC USB Audio peripheral from Vendors' recommend, C-Media aggressively design one single chip to let vendors to come more integration products, and increase more revenues.

CM6307A is C-Media's new Audio SOC IC. It contains highly performance ADC, and is extended by additional interface like I2C , SPI , allowing all kinds of Micro processor or DSP to communicate it. Especially in USB Microphone , Array Microphone applications , CM6307A could give you low noise but high quality speech input solution , thus, when it comes to conference or public speech , it would be wonderful choice for you.

Also, CM6307A integrates all essential analog, 2CH ADC, DRC function, PLL, regulator , USB transceiver, with EEPROM to customize your own product string, PID and VID , 8 / 11.025 / 16 / 22.05 / 32 / 44.1 / 48KHz sampling rate and high quality 16-bit resolution and friendly General purpose inputs and outputs connect the CM6307A to peripheral hardware, like LED, keypads and buttons, there are many features could be programmable with external EEPROM and MCU. External MCU/EEPROM could be easily controlled via HID software interface.

2. Features

- USB spec. 2.0 Full speed compatible and USB IF certification
- USB audio device class spec. 1.0 and USB HID class spec. 1.1 compliant
- Supports control, interrupt and isochroous data transfers
- USB suspend/resume and remote wake-up support
- Embedded USB transceiver and power-on reset circuit
- Single 12MHz Crystal Input with On-chip PLL
- Support series number string for operation system detect
- Serial EEPROM programming interface supports customized VID/PID/Product string/ Manufacture string for device name changed and configuration
- EEPROM interface support 24C02 data format
- 2CH ADC Input
 - ADC sampling rate 8K / 11.025K / 16K / 22.05K / 32K / 44.1K / 48K Hz, 16-bit resolution
 - Dynamic Range: 96db, THD+N: -89~96db
 - Digital Linear Microphone Gain Control function (-16db~45db)
 - 1.0 Vrms input swing biased at 2.25V
- Support Microsoft HID functions

CM6307A

USB Audio Single Chip with Array Microphone




- Support I2C & SPI (Master/Slave) control interface for external controller used
- I2C MCU read/write support 16 bytes data transfer bandwidth
- I2C interface support extra interrupt pin INT
- MCU / EEPROM / GPIO control via HID / Vendor command interface
- USB audio topology has 1 Input Terminals, 1 Output Terminals, 1 Selector Unit, and 1
- Support 2 LED indicator pins:
 1. On / Off / Operation
 2. Recording mute
- Supported 8 GPIO and 2GPI Pins
- Isochronous transfer uses Adaptive Mode with Internal PLL for Synchronization
- Embedded Power-On-Reset Block
- Single 5V power supply with embedded 5V to 3.3V regulator
- Industry standard LQFP-48 Pin package
- Compatible with Win2000 / WinXP / Vista / MAC / OSX / Linux
- Support Hardware SDK tool for third-party software development

3. Pin Description

3.1 Pin Assignment by Pin Number

Pin	Signal Name	Pin	Signal Name	Pin	Signal Name	Pin	Signal Name
1	PDSW	13	SPI_MISO	25	AVSS	37	AVDD
2	NC	14	HID_EN	26	MICL	38	REGV_4V5
3	TEST	15	SPI_SCK	27	MICR	39	NC
4	GPIO_1	16	SPI_CS0	28	VREF	40	GPI_1
5	GPIO_2	17	I2C_SCLK	29	VBIAS_1	41	GPI_2
6	GPIO_3	18	I2C_SDAT	30	VBIAS_2	42	GPIO_5
7	GPIO_4	19	I2C_INT	31	AVDD	43	GPIO_6
8	LED_1	20	USB_DP	32	AVDD	44	GPIO_7
9	LED_3	21	USB_DM	33	AVSS	45	GPIO_8
10	XTAL_I	22	DVSS	34	AVSS	46	MUTE_REC
11	XTAL_O	23	REGV_3V3	35	NC	47	RM_Wake
12	SPI_MOSI	24	DVDD5V	36	AVDD	48	DVSS

3.2 Pin-Out Diagram



3.3 Pin Signal Description

No.	Symbol	Type	Description
1	PDSW	OD, 5V	Power Down Switch Output (0:Normal Operation; 1:Suspend)
2	N.C.	N.C.	N.C.
3	TEST	DI, PD	Test Mode Select (0:Normal Mode; 1:Test Mode)
4	GPIO_1	DIO	General Purpose I/O Pin
5	GPIO_2	DIO	General Purpose I/O Pin
6	GPIO_3	DIO	General Purpose I/O Pin
7	GPIO_4	DIO	General Purpose I/O Pin
8	LED_1	DO	LED (Play or Record)
9	LED_3	DO	LED (Mute Record)
10	XTAL_I	DI	Input Pin for 12MHz Oscillator
11	XTAL_O	DO	Output Pin for 12MHz Oscillator
12	SPI_MOSI	DIO	SPI Master Data Output
13	SPI_MISO	DIO	SPI Master Data input
14	HID_EN	DI, PU	HID bottom function enable (0:Disable; 1:Enable)
15	SPI_SCK	DIO	SPI Clock
16	SPI_CS	DIO	SPI Chip Selector
17	I2C_SCLK	OD, DIO	I2C Serial Clock / EEPROM 24c02 Serial Clock
18	I2C_SDAT	OD, DIO	I2C Serial Data / EEPROM 24c02 Serial Data
19	I2C_INT	DO	I2C Interrupt output
20	USB_DP	AIO	USB D+
21	USB_DM	AIO	USB D-
22	DVSS	P	Digital Grounding
23	REGV_3V3	AO	5V->3.3V Regulator Output
24	DVDD5V	P	5V Power Supply to Internal Regulator
25	AVSS	P	Analog Ground
26	MICL	AI	MIC0 in left channel
27	MICR	AI	MIC0 in right channel
28	VREF	AO	2.25V reference Voltage output
29	VBIAS_1	AO	MIC bias Voltage
30	VBIAS_2	AO	MIC bias Voltage

CM6307A


USB Audio Single Chip with Array Microphone



No.	Symbol	Type	Description
31	AVDD	P	5V Analog Power for Analog Circuit
32	AVDD	P	5V Analog Power for Analog Circuit
33	AVSS	P	Analog Ground
34	AVSS	P	Analog Ground
35	N.C.	N.C.	N.C.
36	AVDD	P	5V Analog Power for Analog Circuit
37	AVDD	P	5V Analog Power for Analog Circuit
38	REGV_4V5	AO	4.5V regulator output
39	N.C.	N.C.	N.C.
40	GPI_1	DI, PU	General Purpose Input Pin (VU)
41	GPI_2	DI, PU	General Purpose Input Pin (VD)
42	GPIO_5	DIO	General Purpose I/O Pin
43	GPIO_6	DIO	General Purpose I/O Pin
44	GPIO_7	DIO	General Purpose I/O Pin
45	GPIO_8	DIO	General Purpose I/O Pin
46	MUTE_REC	DI, PU	HID MIC Recording Mute
47	RM_Wake	DI, PU	Remote Wakeup pin to make PC resume from suspend
48	DVSS	P	Digital Ground

4. Block Diagram

Block diagram of CM6307A




CM6307A

USB Audio Single Chip with Array Microphone



5. Ordering Information

Model Number	Package	Operating Ambient Temperature	Supply Range
CM6307A	48-Pin LQFP 7mm×7mm×1.45mm (Plastic)	0 °C to +70 °C	DVdd = 5V, AVdd = 5V




VARIATIONS (ALL DIMENSIONS SHOWN IN MM)

SYMBOLS	MIN.	MAX.
A	--	1.6
A1	0.05	0.15
A2	1.35	1.45
e1	0.09	0.16
D	9.00 BSC	
D1	7.00 BSC	
E	9.00 BSC	
E1	7.00 BSC	
e	0.5 BSC	
b	0.17	0.27
L	0.45	0.75
L1	1 REF	

6. USB Audio Topology and Descriptors

6.1 USB Audio Topology



6.2 Device Descriptors

Offset	Field	Size	Value (Hex)	Description
0	bLength	1	12	Descriptor length
1	bDescriptorType	1	01	Device Descriptor
2	bcdUSB	2	0110	USB 1.1 compliant
4	bDeviceClass	1	00	Device class specified by interface
5	bDeviceSubClass	1	00	Device subclass specified by interface
6	bDeviceProtocol	1	00	Device protocol specified by interface
7	bMaxPacketSize0	1	10	Endpoint zero packet size
8	idVendor	2	0d8c	Vendor ID
10	idProduct	2	0130	Product ID
12	bcdDevice	2	0100	Device release number
14	iManufacturer	1	03	Index of string descriptor describing manufacturer
15	iProduct	1	01	Index of string descriptor describing product
16	iSerialNumber	1	00 or 03(*)	Index of string descriptor describing serial number
17	bNumConfigurations	1	01	Number of configuration

Note 1: When valid EEPROM is detected, Vendor ID and Product ID will be replaced by the content of EEPROM.

Note 2: iSerialNumber will be valid only if external EEPROM contain this info.

6.3 Configuration Descriptors

Offset	Field	Size	Value (Hex)	Description
0	bLength	1	09	Descriptor length
1	bDescriptorType	1	02	Configuration Descriptor
2	wTotalLength	2	007f~00dd	Total length of data returned for this configuration
4	bNumInterfaces	1	03	Number of interfaces supported by this Configuration: 00: Control 02: ISO-In 03: INT-IN (HID)
5	bConfigurationValue	1	01	Configuration value
6	iConfiguration	1	00	Index of string descriptor describing this configuration
7	bmAttributes	1	a0 or 80 or e0 or c0	Bus Power and support Remote Wakeup: 8'ha0 (PWRSEL_1 = 1, HID_EN = 1) Bus Power and no Remote Wakeup: 8'h80 (PWRSEL_1 = 1, HID_EN = 0) Self Power and support Remote Wakeup: 8'he0 (PWRSEL_1 = 0, HID_EN = 1) Self Power and no Remote Wakeup: 8'hc0 (PWRSEL_1 = 0, HID_EN = 0))
8	bMaxPower	1	32	Maximum power consumption from bus = 100mA: 8'h32 (50x2 mA) (PWRSEL_2 = 1)

6.4 Standard HID Interface Descriptor

Offset	Field	Size	Value (Hex)	Description
0	bLength	1	09	Descriptor length
1	bDescriptorType	1	04	Interface Descriptor
2	bInterfaceNumber	1	02	Interface number: 02
3	bAlternateSetting	1	00	Alternate interface
4	bNumEndpoints	1	01	Number of endpoint used by this interface
5	bInterfaceClass	1	03	HID Interface Class
6	bInterfaceSubClass	1	00	Subclass code
7	bInterfaceProtocol	1	00	Protocol code
8	iInterface	1	00	Index of string descriptor describing this interface

Class-specific HID Interface Descriptor

Offset	Field	Size	Value (Hex)	Description
0	bLength	1	09	Descriptor length
1	bDescriptorType	1	21	HID descriptor type
2	bcdHID	2	0100	HID class version
4	bCountryCode	1	00	No country code
5	bNumDescriptors	1	01	One HID class descriptor
6	bDescriptorType	1	22	Report Descriptor
7	wDescriptorLength	2	0032 / 001a	HID class descriptor length in byte: 50 / 26 bytes (Enable / Disable HID Button)

Standard HID Interrupt In Endpoint Descriptor

Offset	Field	Size	Value (Hex)	Description
0	bLength	1	07	Descriptor length
1	bDescriptorType	1	05	Endpoint Descriptor
2	bEndpointAddress	1	87	IN Endpoint, Endpoint number: 7
3	bmAttributes	1	03	Interrupt Endpoint

CM6307A

USB Audio Single Chip with Array Microphone




4	wMaxPacketSize	2	0010	Maximum packet size: 16 bytes
6	bInterval	1	01	1ms

7. Function Block Descriptions:

7.1 I2C Interface

7.1.1 Master Mode:



from master to slave
 A = acknowledge (SDA Low)
MAP: Memory Address Pointer


from slave to master
 \bar{A} = not acknowledge (SDA High)
(The target register address in slave device)

7.1.2 Slave Mode:

“7-bit slave address = 7'b0111000”


On the MCU serial interface, the CM6307A can serve as a slave device with bit rates up to 400Kbps (in fast mode). The MCU can write data to the CM6307A or read data from the CM6307A (No size limitations when using the I2C Interface). Since the host side and MCU can both access to the internal registers, access contention- when both host and MCU try to access the same register- should be avoided by the application. The 7-bit slave address of the CM6307A is assigned as 7'b0111000. When data is written by the MCU, the CM6307A will NOT transfer any interrupt to the PC until the INT bit of the I2C control Register has been set by the MCU.

The USB host will keep polling the upward HID report every 1ms. When any button is pressed or released, or MCU data is incoming, the CM6307A will transfer 16 bytes of HID report to the USB host. In I2C Slave Mode, the CM6307A has one open-drain input pin ‘SCLK’ where it receives the serial clock from the MCU, and one open-drain I/O pin ‘SDAT’ where it sends or receives serial signals to/from the MCU. As shown below, ‘SDAT’ should be stable when ‘SCLK’ is high, and can transition only when ‘SCLK’ is low.




Bit Transfer on the MCU Interface

START and STOP conditions shown below are the exception. Every transaction begins from a START, and ends with a STOP, or another START (repeated START).




START and STOP Conditions

The figure below demonstrates a typical transaction. After every 8 bits sent by the transmitter, the receiver should send one bit low for positive acknowledgement or one bit high for negative acknowledgement. After the negative acknowledgement, a STOP or repeated START should follow. The next figure shows more details about the acknowledgement bit. Note that 'SCLK' is always driven by the master.



Data Transfer on the MCU Interface




Acknowledge on the MCU Interface

CM6307A

USB Audio Single Chip with Array Microphone



The figure below shows a complete data transfer. After a START, the MCU should send 7-bit slave address (7'b0111000) first, and then the 8th bit denotes a read transfer when it's high; or a write transfer when it's low. The first acknowledgement always comes from the CM6307A.




A Complete Data Transfer

In the write transfer, the MCU continues to act as the master and the transfer direction is not changed. The following figure gives an example of a write transfer.

MCU write:


S	0x70	0	addr	0	Byte 0	0	Byte 1	0	0	Byte N	0	P
---	------	---	------	---	--------	---	--------	---	------	---	--------	---	---



0x70 is the slave address of CM6307A, and it also tells CM6307A that it's receiving a write command. CM6307A regards the first coming DATA byte as the register address. The second DATA byte is the DATA content that MCU writes at the register address. CM6307A will auto-increment the register address to the next register address for the following writes DATA. The figure below shows an example of read transfer. The MCU read command can not set the register address, so the MCU may use a write command to set the register address first and then start the read command. Because the CM6307A auto-increments the register address, the second DATA byte will be the register data on the next address.

MCU read:

S	0x70	0	addr	0									
S	0x71	0	Byte 0	0	Byte 1	0	0	Byte N	1	P		




The figure below gives a complete picture of a typical transaction between the MCU and CM6307A. After a START, the MCU should send a 7-bit slave address (7'b0111000) first, and then the 8th bit denotes a read transfer when it's high; or a write transfer when it's low.

MCU write:

S	0x70	0	addr	0	Byte 0	0	Byte 1	0	0	Byte N	0	P
---	------	---	------	---	--------	---	--------	---	------	---	--------	---	---

MCU read:

S	0x70	0	addr	0									
S	0x71	0	Byte 0	0	Byte 1	0	0	Byte N	1	P		



During a write transfer, the MCU continues acting as the transmitter. The CM6307A regards the first DATA byte as the start register address. The following DATA bytes are the content of the registers that the MCU requests. In a read transfer, two transactions are necessary. The MCU resets the start register address by the first transaction, then direction changes to get N of data.

7.2 Serial Peripheral Interface

The SPI interface is used to transfer control data between the CM6307A and external codecs. It is not a standard interface. Every vendor has its own slightly different implementation, but generally speaking, all of them comprise four signals, spi_cen, spi_clock, spi_data_o, spi_data_i. Their meanings are as follows.

- spi_cen: the SPI chip enable signal that is used to inform a codec when it should latch onto the data.
- spi_clock: the SPI clock signal.
- spi_data_o: the SPI data output to codec.
- spi_data_i: the SPI data input from codec.

7.2.1 The SPI Design Goal and SPI Transactions

Our goal is to design a robust SPI interface that can be suitable for all existing codecs. After analyzing the SPI interfaces of several codecs, we have written down the following differences among them.

An SPI interface that can read data from and write data to a codec has 4 wires, but some codecs only support input data. In other words, the data in the codec registers can not be retrieved by audio processor. This kind of codec only requires 3 wires.

An SPI transaction length is 2 or 3 bytes depending on the codec.

Some codecs latch control data on the SPI clock's high state, but others latch control data on the SPI clock's low state

The highest SPI clock frequencies are different for many codecs.

For difference 1 listed above, we have designed a 4-wire SPI interface, which is able to accommodate the 3-wire SPI interfaces as well. For difference 2 and 3, control bits in the SPI interface of the CM6307A are used to be initiated a 2-byte or 3-byte data transfer, and maintain SPI clock high or low at codec latching data. All of these can be observed in Figs. A ~ E.




Fig. A. An SPI 3-byte write transaction with codec latching data at spi_clk high state.




Fig. C. An SPI 3-byte read transaction with codec latching data at *spi_clk* high state.




Fig. D. An SPI 2-byte write transaction with codec latching data at *spi_clk* high state.

SPI 2-byte Read Transaction (R/W bit is embedded in *spi_data_o*[15:8], but this bit position is dependent on codecs)




Fig. E. An SPI 2-byte read transaction with codecs latching data at *spi_clk* low state.

In order for our SPI interface to be capable of interfacing with all codecs, the content of the data registers (address offset 60h-65h, which includes address, r/w, and data bits) that are written to or read from the codec are not translated by the hardware SPI interface, but by the system driver. The meaning of the bits in this register should be interpreted according to the individual codec.

It is important to notice that the contents of this register, after a write transaction completes, have no meaning. However, after a read transaction completes, you should reference the codec's documentation to see how many bits in this register are valid. For example, if the codec is Analog Device AD1837, then *SPI_Data_Reg*[9:0] will be valid data.

As the highest SPI clock frequencies are different for many codecs, two control bits are used to adjust the *spi_clk* frequency to gain the maximum transfer speed. The CM6307A can control up to six codecs through the SPI interface, as shown in Fig. F below.





Fig. F. The SPI connection topology

7.2.2 2-bit leading mode

2-bit leading mode is designated for LCM controllers. Its waveform is almost the same as the general SPI except for two extra bits, RW and RS, in the beginning of each transaction. See the following figure.



7.2.3 The Serial Interface

The serial data is read from the serial data input pin on the rising edge of the serial clocks D7, D6 through D0, in this order. This data is converted to 8 bits of parallel data on the rising edge of the eighth serial clock cycle for the processing. The A0 input is used to determine whether or not the serial data input is displaying data or command data; when A0 = "H", the data is display data, and when A0 = "L" then the data is command data. The A0 input is read and used for detection every 8th rising edge of the serial clock after the chip active. Figure 1 is a serial interface signal chart.

CM6307A

USB Audio Single Chip with Array Microphone






Figure 1

When the CM6307A acts as a SPI slave, the external MCU can read/write registers within the CM6307A through the SPI interface. Each transaction is 3-bytes long. The first byte is a read/write command indicator. Once the MSB of the first byte is low, it means a read transaction is occurring; otherwise it is a write transaction. The other bits of the first byte are meaningless. The second byte is the address of the desired register. The third byte, for a read transaction, is meaningless, and meanwhile the MISO would output the data of register. The third byte, for write transactions, is data.



7.3 EEPROM Data Format

address	description
0x00	Magic Word (“C”, 8’h43)
0x01	Magic Word (“M”, 8’h4D)
0x02	EEPROM Content Setting (EEPROM_OPTION_1)
	bit0: Manufacture String Valid? (0: No, 1: Yes)
	bit1: Product String Valid? (0: No, 1: Yes)
	bit2: Serial Number Valid? (0: No, 1: Yes)
	bit3: Get_Mem String Valid? (0: No, 1: Yes)
	bit4: Recording (ADC) initial control Valid? (0: No, 1: Yes)
	bit5: ADC gain range Control Valid? (0: No, 1: Yes)
	bit6: Disable Selector unit (0: No, 1: Yes)
	bit7: Enable Remote Wakeup? (0: Disable, 1: Enable)
0x03	Recording (ADC) initial-L (EEPROM_OPTION_2)
	bit[5:0]: ADC(unit Fa) initial Volume L-byte (6’h2E ~ 6’h00, 30~ -16dB, -1dB/step)
	bit6: Mute_fa (ADC) initial Value (0: Un-Mute, 1: Mute)
	bit7: Line-in/Mic-in claim (1: Line-in, 0: Mic-in)
0x04	Recording (ADC) initial-H (EEPROM_OPTION_3)
	bit[3:0]: ADC (Unit Fa) initial Volume H-byte (4’hf ~ 4’h0, 15 ~ 0dB, -1dB/step)
	Bit[4] : control ADC HP filter by EEPROM (0 : No, 1 : Yes)
	Bit[5] : ADC HP filter enable (0 : disable, 1 : enable)
	Bit[7 :6] : reserved
0x05	Recording (ADC) max range Control_L (EEPROM_OPTION_4)
	bit[7:0]: ADC (Unit fa) max Volume[7:0]
0x06	Recording (ADC) max range Control_H (EEPROM_OPTION_5)
	bit[7:0]: ADC (Unit fa) max Volume[15:8]
0x07	Recording (ADC) min range Control_L (EEPROM_OPTION_6)
	bit[7:0]: ADC (Unit fa) min Volume[7:0]
0x08	Recording (ADC) min range Control_H (EEPROM_OPTION_7)
	bit[7:0]: ADC (Unit fa) min Volume[15:8]
0x09	Reserved

CM6307A

USB Audio Single Chip with Array Microphone



0x0a	Configuration Descriptor length (EEPROM_OPTION_9)
0x0b	Manufacture String 1 length; this number doesn't include the first 2 bytes of string descriptor and its unit is one Unicode word (EEPROM_OPTION_A)
0x0c	Product String 2 length; this number doesn't include the first 2 bytes of string descriptor and its unit is one Unicode word (EEPROM_OPTION_B)
0x0d	serial number string 3 length; this number doesn't include the first 2 bytes of string descriptor and its unit is one Unicode word (EEPROM_OPTION_C)
0x0e	VID (Low Byte) (EEPROM_OPTION_D)
0x0f	VID (High Byte) (EEPROM_OPTION_E)
0x10	PID (Low Byte) (EEPROM_OPTION_F)
0x11	PID (High Byte) (EEPROM_OPTION_10)
0x12	misc reg (EEPROM_OPTION_11)
	Bit0 : boot gain(volume boot gain 18dB; using digmic boost gain =18dB)
	Bit1: enable PLL adjustment (0: No, 1: Yes)
	Bit2 : reserved (0 :default)
0x13	Reserved
0x14 ~ 0x4f	String of Get_Mem (60 bytes)
0x50 ~0x(50+X-1)	Manufacture String (X bytes);only fill one byte of Unicode in this content, HW will add the other byte 0x00
0x(50+X)~ 0x(50+X+Y-1)	Product String (Y bytes) ;only fill one byte of Unicode in this content, HW will add the other byte 0x00
0x(50+X+Y)~ 0x(50+X+Y+Z-1)	String of Serial Number (Z bytes) ;only fill one byte of Unicode in this content, HW will add the other byte 0x00
Others	Reserved

8. Electrical Characteristics:

8.1 Absolute Maximum Rating

Symbol	Parameter	Value	Unit
Dvmin	Min Digital Supply Voltage	- 0.3	V
Dvmax	Max Digital Supply Voltage	+ 6	V
Avmin	Min Analog Supply Voltage	- 0.3	V
Avmax	Max Analog Supply Voltage	+ 6	V
Dvinout	Voltage on any Digital Input or Output Pin	-0.3 to +5.5	V
Avinout	Voltage on any Analog Input or Output Pin	-0.3 to +5.5	V
T _{stg}	Storage Temperature Range	-40 to +125	°C
T _j	Junction Operating Temperature (Commercial)	0-+115	°C
ESD (HBM)	ESD Human Body Mode	4000	V
ESD (MM)	ESD Machine Mode	400	V
Latch Up	Class-3	200	mA

8.2 Operation Conditions

Operation conditions				
	Min	Typ	Max	Unit
Analog Supply Voltage	4.5	5.0	5.5	V
Digital Supply Voltage	4.5	5.0	5.5	V
Operation Power Consumption	-	33	-	mA
Standby Power Consumption	-	28	-	mA
Suspend Mode Power Consumption	-	410	-	uA
Operating ambient temperature	0	-	70	°C

*Notes: Test Environment Under 25°C, 5.0V, 48K Sample Rate,

Max Output is Playing 1K Full Scale Sin Wave, Typical Output is Playing Music

CM6307A

USB Audio Single Chip with Array Microphone




8.3 Electrical Parameters

	Min	Typ	Max	Unit
THD + N (20 ~ 20KHz)	-89	-	-96	dB
Dynamic Range	-	96	-	dB
Frequency Response 48KHz	20	-	20K	Hz
Frequency Response 44.1KHz	20	-	20K	Hz
Input Voltage (rms)	-	1.2	-	Vrms

9. Analog Performance

9.1 ADC FREQUENCY RESPONSE

Audio Precision A-D FREQUENCY RESPONSE 05/15/08 12:27:17




Sweep	Trace	Color	Line Style	Thick	Data	Axis	Comment
1	1	Yellow	Solid	1	DSP Anlr.Level A	Left	
1	2	Green	Solid	1	DSP Anlr.Level B	Right	
1	3	Cyan	Solid	1	DSP Anlr.Level B	Left	

Vsta-A-D Frequency Response .at2.c

9.2 ADC THD + N

Audio Precision A-D THD+N vs FREQUENCY 05/15/08 12:25:49



Sweep	Trace	Color	Line Style	Thick	Data	Axis	Comment
1	1	Yellow	Solid	1	DSP Anlr.TH D+N Ampl A	Left	
1	2	Cyan	Solid	1	DSP Anlr.TH D+N Ampl B	Left	

Vsta-A-D THD+N .at2.c

CM6307A

USB Audio Single Chip with Array Microphone



Reference

USB-IF, USB Specification, Revision 1.1 and 2.0, and USB Audio Device Class Specification, Revision 1.0,.

CM6307A

USB Audio Single Chip with Array Microphone



— End of Specifications —

C-MEDIA ELECTRONICS INC.

6F., 100, Sec. 4, Civil Boulevard, Taipei, Taiwan 106 R.O.C.

TEL : +886-2-8773-1100

FAX : +886-2-8773-2211

E-MAIL : sales@cmedia.com.tw

Disclaimer:

Information furnished by C-Media Electronics Inc. is believed to be accurate and reliable. However, no responsibility is assumed by C-Media Electronics Inc. for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of C-Media. Trademark and registered trademark are the property of their respective owners.
