


Fully Integrated Q-band VCO based on Ku-band Oscillator and Q-band Multiplier

GaAs Monolithic Microwave IC

Description


The CHV2243a is a monolithic multifunction for frequency generation. It integrates a Ku-band oscillator with frequency control (VCO), a Q-band frequency multiplier and buffer amplifiers. The VCO is fully integrated. On chip pHEMT based Schottky diode is used as varactor. All the active devices are internally self biased. The circuit is manufactured with the pHEMT process 0.25 μ m gate length, via holes through the substrate, air bridges and electron beam gate lithography. It is available in chip form.



Multifunction block diagram

Main Features

- Ku-band VCO + Q-band multiplier
- Fully integrated VCO
- Wide frequency tuning range
- PLL oriented
- Auxiliary output at VCO frequency
- High temperature range
- On-chip self biasing
- Automatic assembly oriented
- Chip size 2.48 x 1.18 x 0.1 mm



Typical tuning characteristic

Main Characteristics

T_{amb} = +25°C

Symbol	Parameter	Min	Typ	Max	Unit
F _{out}	Output centre frequency	38	38.25	38.5	GHz
F _{vco}	Oscillator frequency	F _{out} /3			
F _{tune1}	Output frequency tuning range	1.5	3		GHz
P _{out}	Output power	4	8	12	dBm

ESD Protections : Electrostatic discharge sensitive device observe handling precautions !

Electrical Characteristics

Full temperature range and used according to section "Typical assembly and bias configuration"

Symbol	Parameter	Min	Typ	Max	Unit
F_out	Output centre frequency	38	38.25	38.5	GHz
F_vco	VCO frequency	F_out/3			
F_tune1	Maximum frequency tuning range (@ F_out)	1.5	3	4	GHz
F_tune2	Specified frequency tuning range (@ F_out) (1)	200	300	500	MHz
$\Delta F_{tune2}(T)$	Maximum variation of Frequency over temperature (2)	-300		+300	MHz
P_out	Output power on RF_out port	4	8	12	dBm
H1	Sub-harmonics rejection (F_out/3) (2)		-16	-11	dBc
H2	Sub-harmonics rejection (2*F_out/3) (2)		-17	-12	dBc
P_VCO	VCO output power on VCO_out_aux port (4)		-10		dBm
V_tune	Control voltage range		0.5-1	0 - 2	V
F_slope	Frequency tuning slope (2)	1000	2800	4500	MHz/v
$\Delta F_{slope}(T)$	Maximum variation of Frequency tuning slope over temperature (2)	-26		+34	%
P_V+	Frequency pushing vs positive supply voltage (2)		150	450	MHz/v
P_V-	Frequency pushing vs negative supply voltage (2)		80	250	MHz/v
PN	Phase noise (given at F_out) (2) @ 1kHz @ 10kHz @ 100kHz @ 200kHz @ 1MHz		-5 -35 -65 -73 -92	+5 -25 -55 -63 -82	dBc/Hz
+V	Positive supply voltage (3)	4.4	4.5	4.6	V
+I	Positive supply current		110	180	mA
-V	Negative supply voltage (3)	-4.6	-4.5	-4.4	V
-I	Negative supply current		4	10	mA
Top	Operating temperature range	-40		+100	°C

(1) F_tune2 is the frequency tuning range relative to the specified parameters, this frequency tuning range has to be inside 38 to 38.5GHz.

(2) Specified within F_tune2


(3) Negative supply voltage must be applied at least 1μs before positive supply voltage

(4) This output is optional, it can be not connected


Absolute Maximum Ratings (1)

Symbol	Parameter	Values	Unit
V_tune	Tuning voltage	2.5	V
+V	Positive supply voltage	5	V
-V	Negative supply voltage	-5	V
+I	Positive supply current	250	mA
-I	Negative supply current	15	mA
Tstg	Storage temperature range	-55 to +155	°C

(1) Operation of this device above any one of these parameters may cause permanent damage.



Chip Mechanical Data and Pin References



Unit = μm

External chip size (including saw streets) = 2480 x 1180 +/- 35

Chip thickness = 100 +/- 10


HF Pads (13) = 68 x 118

VCO_out_aux Pad = 100 x 100

DC/IF Pads = 100 x 100

Pin number	Pin name	Description
12, 14		Ground: should not be bonded. If required, please ask for more information.
3		Ground (optional)
13	RF_out	RF output port @38GHz
8, 10	+V	Positive supply voltage
5, 9	-V	Negative supply voltage
4, 6, 7, 11		NC
1, 2	V_tune	Tuning voltage input ports (should be connected together, see typical assembly and bias configuration)
15	VCO_out_aux	Auxiliary VCO output at 12.7GHz ($F_{\text{out}} / 3$) (optional)

Typical Assembly and Bias Configuration



This drawing shows an example of assembly and bias configuration. All the transistors are internally self biased. The positive and negative voltages can be respectively connected together (see drawing) according to the recommended values given in the electrical characteristics table.

For the RF pads the equivalent wire bonding inductance (diameter=25 μ m) has to be according to the following recommendation.

Port	Equivalent inductance (nH)	Approximated wire length (mm)
RF_out (13)	$L_{out} = 0.28$	0.35
VCO_out_aux (15)	$L_{aux} = 0.4$	0.5

For a micro-strip configuration a hole in the substrate is recommended for chip assembly.

Ordering Information

Chip form : CHV2243a99F/00

Information furnished is believed to be accurate and reliable. However **united monolithic semiconductors S.A.S.** assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of **united monolithic semiconductors S.A.S.**. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. **United monolithic semiconductors S.A.S.** products are not authorised for use as critical components in life support devices or systems without express written approval from **united monolithic semiconductors S.A.S.**