



N-Channel Enhancement Mode Field Effect Transistor

PRELIMINARY

FEATURES

- 60V, 87A, $R_{DS(ON)} = 5.5m\Omega$ @ $V_{GS} = 10V$.
- Super high dense cell design for extremely low $R_{DS(ON)}$.
- High power and current handing capability.
- Lead-free plating ; RoHS compliant.
- Surface mount Package.



PR-PACK (5*6)

ABSOLUTE MAXIMUM RATINGS $T_A = 25^\circ C$ unless otherwise noted

| Parameter | Symbol | Limit | Units |
|--|----------------|------------|-------|
| Drain-Source Voltage | V_{DS} | 60 | V |
| Gate-Source Voltage | V_{GS} | ± 20 | V |
| Drain Current-Continuous | $I_D @ T_A$ | 24 | A |
| Drain Current-Continuous | $I_D @ T_C$ | 87 | A |
| Drain Current-Pulsed ^a | $I_{DM} @ T_A$ | 96 | A |
| Drain Current-Pulsed ^a | $I_{DM} @ T_C$ | 348 | A |
| Maximum Power Dissipation | P_D | 83 | W |
| Single Pulsed Avalanche Energy ^e | E_{AS} | 162 | mJ |
| Single Pulsed Avalanche Current ^e | I_{AS} | 60 | A |
| Operating and Store Temperature Range | T_J, T_{stg} | -55 to 150 | °C |

Thermal Characteristics

| Parameter | Symbol | Limit | Units |
|--|-----------------|-------|-------|
| Thermal Resistance, Junction-to-Case | $R_{\theta JC}$ | 1.5 | °C/W |
| Thermal Resistance, Junction-to-Ambient ^b | $R_{\theta JA}$ | 20 | °C/W |



CEZ6R46

Electrical Characteristics $T_A = 25^\circ\text{C}$ unless otherwise noted

| Parameter | Symbol | Test Condition | Min | Typ | Max | Units |
|---|----------------------------|--|-----|------|------|------------------|
| Off Characteristics | | | | | | |
| Drain-Source Breakdown Voltage | BV_{DSS} | $V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$ | 60 | | | V |
| Zero Gate Voltage Drain Current | I_{DSS} | $V_{\text{DS}} = 60\text{V}, V_{\text{GS}} = 0\text{V}$ | | | 1 | μA |
| Gate Body Leakage Current, Forward | I_{GSSF} | $V_{\text{GS}} = 20\text{V}, V_{\text{DS}} = 0\text{V}$ | | | 100 | nA |
| Gate Body Leakage Current, Reverse | I_{GSSR} | $V_{\text{GS}} = -20\text{V}, V_{\text{DS}} = 0\text{V}$ | | | -100 | nA |
| On Characteristics^c | | | | | | |
| Gate Threshold Voltage | $V_{\text{GS}(\text{th})}$ | $V_{\text{GS}} = V_{\text{DS}}, I_D = 250\mu\text{A}$ | 2 | | 4 | V |
| Static Drain-Source On-Resistance | $R_{\text{DS}(\text{on})}$ | $V_{\text{GS}} = 10\text{V}, I_D = 20\text{A}$ | | 4.6 | 5.5 | $\text{m}\Omega$ |
| Gate input resistance | R_g | f=1MHz,open Drain | | 3 | | Ω |
| Dynamic Characteristics^d | | | | | | |
| Input Capacitance | C_{iss} | $V_{\text{DS}} = 25\text{V}, V_{\text{GS}} = 0\text{V}, f = 1.0 \text{ MHz}$ | | 3215 | | pF |
| Output Capacitance | C_{oss} | | | 375 | | pF |
| Reverse Transfer Capacitance | C_{rss} | | | 215 | | pF |
| Switching Characteristics^d | | | | | | |
| Turn-On Delay Time | $t_{\text{d}(\text{on})}$ | $V_{\text{DD}} = 30\text{V}, I_D = 50\text{A}, V_{\text{GS}} = 10\text{V}, R_{\text{GEN}} = 3.6\Omega$ | | 27 | 54 | ns |
| Turn-On Rise Time | t_r | | | 15 | 30 | ns |
| Turn-Off Delay Time | $t_{\text{d}(\text{off})}$ | | | 58 | 116 | ns |
| Turn-Off Fall Time | t_f | | | 15 | 30 | ns |
| Total Gate Charge | Q_g | $V_{\text{DS}} = 48\text{V}, I_D = 50\text{A}, V_{\text{GS}} = 10\text{V}$ | | 77 | 100 | nC |
| Gate-Source Charge | Q_{gs} | | | 15 | | nC |
| Gate-Drain Charge | Q_{gd} | | | 30 | | nC |
| Drain-Source Diode Characteristics and Maximum Ratings | | | | | | |
| Drain-Source Diode Forward Current ^b | I_S | | | | 80 | A |
| Drain-Source Diode Forward Voltage ^c | V_{SD} | $V_{\text{GS}} = 0\text{V}, I_S = 20\text{A}$ | | | 1 | V |

Notes :

- a.Repetitive Rating : Pulse width limited by maximum junction temperature.□
- b.Surface Mounted on FR4 Board, t ≤ 10 sec.□
- c.Pulse Test : Pulse Width ≤ 300μs, Duty Cycle ≤ 2%.□
- d.Guaranteed by design, not subject to production testing.□
- e.L = 0.09mH, $I_{\text{AS}} = 60\text{A}, V_{\text{DD}} = 25\text{V}, R_G = 25\Omega$, Starting $T_J = 25^\circ\text{C}$



CEZ6R46




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance




Figure 4. On-Resistance Variation with Temperature




Figure 5. Gate Threshold Variation with Temperature




Figure 6. Body Diode Forward Voltage Variation with Source Current




Figure 7. Gate Charge




Figure 8. Maximum Safe Operating Area




Figure 9. Switching Test Circuit




Figure 10. Switching Waveforms




Figure 11. Normalized Thermal Transient Impedance Curve