



## N-Channel Logic Level Enhancement Mode Field Effect Transistor

### FEATURES

- 6
- 250V , 6A ,  $R_{DS(ON)}=450m\Omega$  @ $V_{GS}=10V$ .
  - Super high dense cell design for extremely low  $R_{DS(ON)}$ .
  - High power and current handling capability.
  - TO-220F full-pak for through hole



### ABSOLUTE MAXIMUM RATINGS ( $T_c=25^\circ C$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	$V_{DS}$	250	V
Gate-Source Voltage	$V_{GS}$	$\pm 30$	V
Drain Current-Continuous -Pulsed	$I_D$	6	A
	$I_{DM}$	24	A
Drain-Source Diode Forward Current	$I_S$	6	A
Maximum Power Dissipation @ $T_c=25^\circ C$ Derate above 25°C	$P_D$	38	W
		0.3	W / °C
Operating and Storage Temperature Range	$T_J, T_{STG}$	-50 to 150	°C

### THERMAL CHARACTERISTICS

Thermal Resistance, Junction-to-Case	$R_{JC}$	3.3	°C/W
Thermal Resistance, Junction-to-Ambient	$R_{JA}$	65	°C/W

ELECTRICAL CHARACTERISTICS ( $T_C=25^\circ C$  unless otherwise noted)

Parameter	Symbol	Condition	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>						
Drain-Source Breakdown Voltage	$BV_{DSS}$	$V_{GS}=0V, I_D=250\mu A$	250			V
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS}=250V, V_{GS}=0V$		25		$\mu A$
Gate-Body Leakage	$I_{GSS}$	$V_{GS}=\pm 30V, V_{DS}=0V$			$\pm 100$	nA
<b>ON CHARACTERISTICS<sup>a</sup></b>						
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}, I_D=250\mu A$	2		4	V
Drain-Source On-State Resistance	$R_{DS(ON)}$	$V_{GS}=10V, I_D=5.1A$			450	$m\Omega$
On-State Drain Current	$I_{D(ON)}$	$V_{GS}=10V, V_{DS}=10V$	10			A
Forward Transconductance	$g_F$	$V_{DS}=50V, I_D=5.1A$		4.4		S
<b>DYNAMIC CHARACTERISTICS<sup>b</sup></b>						
Input Capacitance	$C_{iss}$	$V_{DS}=25V, V_{GS}=0V$ $f=1.0MHz$		630		pF
Output Capacitance	$C_{oss}$			100		pF
Reverse Transfer Capacitance	$C_{rss}$			40		pF
<b>SWITCHING CHARACTERISTICS<sup>b</sup></b>						
Turn-On Delay Time	$t_{D(ON)}$	$V_{DD}=125V,$ $I_D=5.6A,$ $V_{GS}=10V,$ $R_{GEN}=12\Omega$		19	40	ns
Rise Time	$t_r$			11	30	ns
Turn-Off Delay Time	$t_{D(OFF)}$			46	90	ns
Fall Time	$t_f$			10	30	ns
Total Gate Charge	$Q_g$	$V_{DS}=200V, I_D=5.6A,$ $V_{GS}=10V$		26	33	nC
Gate-Source Charge	$Q_{gs}$			5		nC
Gate-Drain Charge	$Q_{gd}$			11		nC

# CEFF634

## ELECTRICAL CHARACTERISTICS ( $T_c=25^\circ\text{C}$ unless otherwise noted)


Parameter	Symbol	Condition	Min	Typ	Max	Unit
<b>DRAIN-SOURCE DIODE CHARACTERISTICS <sup>a</sup></b>						
Diode Forward Voltage	$V_{SD}$	$V_{GS} = 0\text{V}$ , $I_S = 8.1\text{A}$			0.9	1.5

6


### Notes

a. Pulse Test: Pulse Width  $\leq 300\ \mu\text{s}$ , Duty Cycle  $\leq 2\%$ .


b. Guaranteed by design, not subject to production testing.




**Figure 1. Output Characteristics**



**Figure 2. Transfer Characteristics**




**Figure 3. Capacitance**




**Figure 4. On-Resistance Variation with Temperature**

# CEFF634


6




**Figure 5. Gate Threshold Variation with Temperature**




**Figure 6. Breakdown Voltage Variation with Temperature**




**Figure 7. Transconductance Variation with Drain Current**



**Figure 8. Body Diode Forward Voltage Variation with Source Current**



**Figure 9. Gate Charge**



**Figure 10. Maximum Safe Operating Area**

# CEFF634

6




Figure 11. Switching Test Circuit




Figure 12. Switching Waveforms




Figure 13. Normalized Thermal Transient Impedance Curve