



CEP85N75V/CEB85N75V

N-Channel Enhancement Mode Field Effect Transistor

PRELIMINARY

FEATURES


- 75V, 85A, $R_{DS(ON)} = 12\text{m}\Omega$ @ $V_{GS} = 12\text{V}$.
- $R_{DS(ON)} = 13\text{m}\Omega$ @ $V_{GS} = 10\text{V}$.
- Super high dense cell design for extremely low $R_{DS(ON)}$.
- High power and current handing capability.
- Lead-free plating ; RoHS compliant.
- TO-220 & TO-263 package.



CEB SERIES
TO-263(DD-PAK)



CEP SERIES
TO-220



ABSOLUTE MAXIMUM RATINGS $T_C = 25^\circ\text{C}$ unless otherwise noted


Parameter	Symbol	Limit	Units
Drain-Source Voltage	V_{DS}	75	V
Gate-Source Voltage	V_{GS}	± 30	V
Drain Current-Continuous @ $T_C = 25^\circ\text{C}$ @ $T_C = 100^\circ\text{C}$	I_D	85 59	A
Drain Current-Pulsed ^a	I_{DM}	340	A
Maximum Power Dissipation @ $T_C = 25^\circ\text{C}$ - Derate above 25°C	P_D	200 1.33	W W/ $^\circ\text{C}$
Single Pulsed Avalanche Energy ^d	E_{AS}	880	mJ
Single Pulsed Avalanche Current ^d	I_{AS}	45	A
Operating and Store Temperature Range	T_J, T_{stg}	-55 to 175	$^\circ\text{C}$

Thermal Characteristics

Parameter	Symbol	Limit	Units
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	0.75	$^\circ\text{C}/\text{W}$
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	62.5	$^\circ\text{C}/\text{W}$

This is preliminary information on a new product in development now .
Details are subject to change without notice .

Rev 1. 2012.Aug
<http://www.cetsemi.com>



CEP85N75V/CEB85N75V

Electrical Characteristics $T_C = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
Off Characteristics						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$	75			V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}} = 75\text{V}, V_{\text{GS}} = 0\text{V}$		1		μA
Gate Body Leakage Current, Forward	I_{GSSF}	$V_{\text{GS}} = 30\text{V}, V_{\text{DS}} = 0\text{V}$		100		nA
Gate Body Leakage Current, Reverse	I_{GSSR}	$V_{\text{GS}} = -30\text{V}, V_{\text{DS}} = 0\text{V}$		-100		nA
On Characteristics^b						
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{GS}} = V_{\text{DS}}, I_D = 250\mu\text{A}$	3		5	V
Static Drain-Source On-Resistance	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}} = 12\text{V}, I_D = 40\text{A}$		10	12	$\text{m}\Omega$
		$V_{\text{GS}} = 10\text{V}, I_D = 40\text{A}$		10.5	13	$\text{m}\Omega$
Dynamic Characteristics^c						
Input Capacitance	C_{iss}	$V_{\text{DS}} = 25\text{V}, V_{\text{GS}} = 0\text{V}, f = 1.0 \text{ MHz}$		3450		pF
Output Capacitance	C_{oss}			670		pF
Reverse Transfer Capacitance	C_{rss}			3		pF
Switching Characteristics^c						
Turn-On Delay Time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}} = 37.5\text{V}, I_D = 45\text{A}, V_{\text{GS}} = 10\text{V}, R_{\text{GEN}} = 4.7\Omega$		32		ns
Turn-On Rise Time	t_r			7		ns
Turn-Off Delay Time	$t_{\text{d}(\text{off})}$			54		ns
Turn-Off Fall Time	t_f			13		ns
Total Gate Charge	Q_g	$V_{\text{DS}} = 60\text{V}, I_D = 75\text{A}, V_{\text{GS}} = 10\text{V}$		64		nC
Gate-Source Charge	Q_{gs}			18		nC
Gate-Drain Charge	Q_{gd}			13		nC
Drain-Source Diode Characteristics and Maximum Ratings						
Drain-Source Diode Forward Current	I_S				85	A
Drain-Source Diode Forward Voltage ^b	V_{SD}	$V_{\text{GS}} = 0\text{V}, I_S = 40\text{A}$			1.5	V

Notes :

- a.Repetitive Rating : Pulse width limited by maximum junction temperature
- b.Pulse Test : Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
- c.Guaranteed by design, not subject to production testing.
- d.L = 0.87mH, $I_{\text{AS}} = 45\text{A}$, $V_{\text{DD}} = 38\text{V}$, $R_G = 25\Omega$. Starting $T_J = 25^\circ\text{C}$.
- e .Pulse width limited by safe operating area .



CEP85N75V/CEB85N75V




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance




Figure 4. On-Resistance Variation with Temperature




Figure 5. Gate Threshold Variation with Temperature




Figure 6. Body Diode Forward Voltage Variation with Source Current



CEP85N75V/CEB85N75V




Figure 7. Gate Charge




Figure 8. Maximum Safe Operating Area




Figure 9. Switching Test Circuit



Figure 10. Switching Waveforms




Figure 11. Normalized Thermal Transient Impedance Curve