

CET

CEP655N/CEB655N CEI655N/CEF655N



N-Channel Enhancement Mode Field Effect Transistor

PRELIMINARY

FEATURES

Type	V_{DSS}	$R_{DS(ON)}$	I_D	@ V_{GS}
CEP655N	150V	0.153Ω	15A	10V
CEB655N	150V	0.153Ω	15A	10V
CEI655N	150V	0.153Ω	15A	10V
CEF655N	150V	0.153Ω	15A ^d	10V

- Super high dense cell design for extremely low $R_{DS(ON)}$.
- High power and current handing capability.
- Lead free product is acquired.
- TO-220 & TO-263 & TO-262 package & TO-220F full-pak for through hole.



ABSOLUTE MAXIMUM RATINGS $T_C = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Limit		Units
		TO-220/263/262	TO-220F	
Drain-Source Voltage	V_{DS}	150		V
Gate-Source Voltage	V_{GS}		±25	V
Drain Current-Continuous	I_D	15	15 ^d	A
Drain Current-Pulsed ^a	I_{DM}^e	60	60 ^d	A
Maximum Power Dissipation @ $T_C = 25^\circ\text{C}$ - Derate above 25°C	P_D	83 0.56	39 0.26	W W/°C
Operating and Store Temperature Range	T_J, T_{stg}	-55 to 175		°C

Thermal Characteristics

Parameter	Symbol	Limit		Units
Thermal Resistance, Junction-to-Case	R_{JC}	1.8	3.8	°C/W
Thermal Resistance, Junction-to-Ambient	R_{JA}	62.5	65	°C/W

This is preliminary information on a new product in development now .
Details are subject to change without notice .

Rev 1. 2005.June
<http://www.cetsemi.com>



CEP655N/CEB655N

CEI655N/CEF655N

Electrical Characteristics $T_C = 25^\circ\text{C}$ unless otherwise noted

4

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
Off Characteristics						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$	150			V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}} = 150\text{V}, V_{\text{GS}} = 0\text{V}$		1		μA
Gate Body Leakage Current, Forward	I_{GSSF}	$V_{\text{GS}} = 25\text{V}, V_{\text{DS}} = 0\text{V}$		100		nA
Gate Body Leakage Current, Reverse	I_{GSSR}	$V_{\text{GS}} = -25\text{V}, V_{\text{DS}} = 0\text{V}$		-100		nA
On Characteristics^b						
Gate Threshold Voltage	$V_{\text{GS(th)}}$	$V_{\text{GS}} = V_{\text{DS}}, I_D = 250\mu\text{A}$	2		4	V
Static Drain-Source On-Resistance	$R_{\text{DS(on)}}$	$V_{\text{GS}} = 10\text{V}, I_D = 8.2\text{A}$		118	153	$\text{m}\Omega$
Forward Transconductance	g_{FS}	$V_{\text{DS}} = 40\text{V}, I_D = 8.2\text{A}$		5		S
Dynamic Characteristics^c						
Input Capacitance	C_{iss}	$V_{\text{DS}} = 25\text{V}, V_{\text{GS}} = 0\text{V}, f = 1.0 \text{ MHz}$		750		pF
Output Capacitance	C_{oss}			175		pF
Reverse Transfer Capacitance	C_{rss}			70		pF
Switching Characteristics^c						
Turn-On Delay Time	$t_{\text{d(on)}}$	$V_{\text{DD}} = 75\text{V}, I_D = 15\text{A}, V_{\text{GS}} = 10\text{V}, R_{\text{GEN}} = 25\Omega$		17	35	ns
Turn-On Rise Time	t_r			48	100	ns
Turn-Off Delay Time	$t_{\text{d(off)}}$			40	80	ns
Turn-Off Fall Time	t_f			46	90	ns
Total Gate Charge	Q_g	$V_{\text{DS}} = 120\text{V}, I_D = 15\text{A}, V_{\text{GS}} = 10\text{V}$		26	34	nC
Gate-Source Charge	Q_{gs}			6		nC
Gate-Drain Charge	Q_{gd}			12.5		nC
Drain-Source Diode Characteristics and Maximum Ratings						
Drain-Source Diode Forward Current	I_S ^f				15	A
Drain-Source Diode Forward Voltage ^b	V_{SD}	$V_{\text{GS}} = 0\text{V}, I_S = 15\text{A}$ ^g			1.5	V

Notes :

- a.Repetitive Rating : Pulse width limited by maximum junction temperature .
- b.Pulse Test : Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
- c.Guaranteed by design, not subject to production testing.
- d.Limited only by maximum temperature allowed .
- e .Pulse width limited by safe operating area .
- f .Full package $I_{\text{S(max)}} = 10\text{A}$.
- g.Full package V_{SD} test condition $I_S = 10\text{A}$.

CEP

CEP655N/CEB655N CEI655N/CEF655N




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance




Figure 4. On-Resistance Variation with Temperature




Figure 5. Gate Threshold Variation with Temperature




Figure 6. Body Diode Forward Voltage Variation with Source Current

CET

CEP655N/CEB655N CEI655N/CEF655N

4




Figure 7. Gate Charge




Figure 8. Maximum Safe Operating Area




Figure 9. Switching Test Circuit




Figure 10. Switching Waveforms




Figure 11. Normalized Thermal Transient Impedance Curve