


CDM5364, CDM5364A


**CDM5364
TERMINAL ASSIGNMENT**

CMOS 8192-Word by 8-Bit LSI Static ROMS

Features:

- Asynchronous operation
- Fast access time - 250 ns max.
- Low standby and operating power:
 $I_{SBY2} = 2 \mu\text{A}$ typical (CDM5364)
 $I_{DS} = 2 \mu\text{A}$ typical (CDM5364A)
 $I_{OPER2} = 10 \text{ mA}$ max. at $t_{cyc} = 1 \mu\text{s}$
= 30 mA max. at $t_{cyc} = 250 \text{ ns}$
- Automatic power down
- TTL input and output compatible

The CDM5364 and CDM5364A are supplied in 24-lead hermetic, dual-in-line side-brazed ceramic packages (D suffix), and in 24-lead dual-in-line plastic packages (E suffix).



**CDM5364A
TERMINAL ASSIGNMENT**

6

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (V_{DD})

(Voltage referenced to V_{SS} terminal) -0.5 to +7 V

INPUT VOLTAGE RANGE, ALL INPUTS

-0.5 to V_{DD} +0.5 V

DC INPUT CURRENT, ANY ONE INPUT

..... ±10 mA

POWER DISSIPATION PER PACKAGE (P_D):

For $T_A = -40$ to $+60^\circ\text{C}$ (PACKAGE TYPE E) 500 mW

For $T_A = +60$ to $+85^\circ\text{C}$ (PACKAGE TYPE E) Derate Linearly at 8 mW/ $^\circ\text{C}$ to 300 mW

For $T_A = -55$ to $+100^\circ\text{C}$ (PACKAGE TYPE D) 500 mW

For $T_A = +100$ to 125°C (PACKAGE TYPE D) Derate Linearly at 8 mW/ $^\circ\text{C}$ to 300 mW

DEVICE DISSIPATION PER OUTPUT TRANSISTOR

For T_A = FULL PACKAGE-TEMPERATURE RANGE (All Package Types) 100 mW

OPERATING-TEMPERATURE RANGE (T_A):

PACKAGE TYPE D -55 to $+125^\circ\text{C}$

PACKAGE TYPE E -40 to $+85^\circ\text{C}$

STORAGE-TEMPERATURE RANGE (T_{STG})

-65 to $+150^\circ\text{C}$

LEAD TEMPERATURE (DURING SOLDERING):

At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s maximum $+265^\circ\text{C}$

CDM5364, CDM5364ARECOMMENDED OPERATING CONDITIONS at $T_A = -40$ to $+85^\circ\text{C}$

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS CDM5364, CDM5364A		UNITS
	Min.	Max.	
DC Operating Voltage Range	4	6	V
Input Voltage Range	V _{SS}	V _{DD}	





Fig. 1 - Functional block diagram.

CDM5364, CDM5364ASTATIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} = 5 \text{ V} \pm 10\%$, Except as noted

CHARACTERISTIC	CONDITIONS	LIMITS CDM5364			UNITS	
		Min.	Typ.	Max.		
Average Operating Device Current ^a	$V_{IN} = V_{IL}, V_{IH}, CE = V_{IH}, (\overline{CE} = V_{IL})$ $t_{CYC} = 1 \mu\text{s}$	—	—	15	mA	
I _{OPER1d}	$t_{CYC} = 250 \text{ ns}$	—	—	35		
I _{OPER2e}	$V_{IN} = 0.2 \text{ V}, V_{DD} = 0.2 \text{ V}, CE = V_{DD} = 0.2 \text{ V}, (\overline{CE} = 0.2 \text{ V})$ $t_{CYC} = 1 \mu\text{s}$	—	—	10		
I _{ACT1d}	$t_{CYC} = 250 \text{ ns}$	—	—	30		
DC Active Device Current ^b	$V_{IN} = V_{IL}, V_{IH}, CE = V_{IH}, (\overline{CE} = V_{IL})$	—	—	15	mA	
I _{ACT2e}	$V_{IN} = 0.2 \text{ V}, V_{DD} = 0.2 \text{ V}, CE = V_{DD} = 0.2 \text{ V}, (\overline{CE} = 0.2 \text{ V})$	—	—	50	μA	
Standby Device Current ^c	I _{SBY1d}	$V_{IN} = V_{IL}, V_{IH}, CE = V_{IL}, (\overline{CE} = V_{IH})$	—	—	1.5	mA
I _{SBY2e}	$V_{IN} = 0.2 \text{ V}, V_{DD} = 0.2 \text{ V}, CE = 0.2 \text{ V}, (\overline{CE} = V_{DD} = 0.2 \text{ V})$	—	2	50	μA	
Output Voltage Low-Level	V _{OL}	I _{OL} = 3.2 mA	—	0.4	V	
Output Voltage High-Level	V _{OH}	I _{OH} = -3.2 mA	2.4	—		
Input Low Voltage	V _{IL}	—	—	0.8		
Input High Voltage	V _{IH}	—	2.2	—		
Input Leakage Current (Any Input)	I _{IN}	$V_{SS} \leq V_{IN} \leq V_{DD}$	—	± 1	μA	
3-State Output Leakage Current	I _{OUT}	$V_{SS} \leq V_{OUT} \leq V_{DD}$	—	± 1		
Input Capacitance	C _{IN}	f = 1 MHz, $T_A = 25^\circ\text{C}$	—	5	10	pF
Output Capacitance	C _{OUT}	f = 1 MHz, $T_A = 25^\circ\text{C}$	—	6	12	

^aTypical values are for $T_A = 25^\circ\text{C}$ and nominal V_{DD} ^bAddress inputs toggling, chip enabled outputs open circuit.^cInputs stable, chip enabled, outputs open circuit^cIndependent of address input activity, chip disabled^dTTL inputs^eCMOS inputsDYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} = 5 \text{ V} \pm 10\%$,Input t_r, t_f = 10 ns; C_L = 100 pF, and 1 TTL Load; Input Pulse Levels: 0.8 V to 2.2 V — See Fig. 2

CHARACTERISTIC	LIMITS CDM5364	UNITS		
		Min.	Max.	
Address Access Time	t _{AVQV}	—	250	ns
Chip Enable to Output Active	t _{EVQX}	0	—	
Chip Enable Access	t _{EVQV}	—	250	
Data Hold after Address	t _{AXQX}	10	—	
Chip Disable to Output High Z	t _{EXQZ}	—	90	
Cycle Time	t _{CYC}	250	—	



NOTES:

- (1) Assumes t_{EVQV} is satisfied.
- (2) Output Active requires Chip Enable Active.
- (3) Assumes t_{AVQV} is satisfied.
- (4) Invalid Chip Enable causes Output High Z.
- (5) Generates 10-ns Valid Output Pulses (i.e., t_{CYC}-t_{AVQV}+t_{AXQX}).

NOTE TIMING MEASUREMENT REFERENCE LEVEL IS 1.5 V

92CM-36699

Fig. 2 - Timing waveforms


CDM5364, CDM5364ASTATIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} = 5 \text{ V} \pm 10\%$, Except as noted

CHARACTERISTIC	CONDITIONS	LIMITS CDM5364A			UNITS
		Min.	Typ.	Max.	
Average Operating Device Current ^a	$V_{IN} = V_{IL}, V_{IH}; CS = V_{IH}; (\bar{CS} = V_{IL})$ $t_{CYC} = 1 \mu\text{s}$ $t_{CYC} = 250 \text{ ns}$	—	—	15	mA
I _{OPER1} ^d		—	—	35	
I _{OPER2} ^e	$V_{IN} = 0.2 \text{ V}, V_{DD} = 0.2 \text{ V}; CS = V_{DD} = 0.2 \text{ V}; (\bar{CS} = 0.2 \text{ V})$ $t_{CYC} = 1 \mu\text{s}$ $t_{CYC} = 250 \text{ ns}$	—	—	10	
I _{OPER2} ^e		—	—	30	
DC Active Device Current ^b	I _{ACT1} ^d	$V_{IN} = V_{IL}, V_{IH}; CS = V_{IH}; (\bar{CS} = V_{IL})$	—	—	15 mA
	I _{ACT2} ^e	$V_{IN} = 0.2 \text{ V}, V_{DD} = 0.2 \text{ V}; CS = V_{DD} = 0.2 \text{ V}; (\bar{CS} = 0.2 \text{ V})$	—	—	50 μA
Quiescent Device Current ^c	I _{DDSE}	$V_{IN} = 0.2 \text{ V}, V_{DD} = 0.2 \text{ V}; CS = 0.2 \text{ V}; (\bar{CS} = V_{DD} = 0.2 \text{ V})$	—	2	50 μA
Output Voltage Low-Level	V _{OL}	I _{OL} = 3.2 mA	—	—	0.4 V
Output Voltage High-Level	V _{OH}	I _{OH} = -3.2 mA	2.4	—	—
Input Low Voltage	V _{IL}	—	—	0.8	V
Input High Voltage	V _{IH}	—	2.2	—	
Input Leakage Current (Any Input)	I _{IN}	$V_{SS} \leq V_{IN} \leq V_{DD}$	—	—	$\pm 1 \mu\text{A}$
3-State Output Leakage Current	I _{OUT}	$V_{SS} \leq V_{OUT} \leq V_{DD}$	—	—	$\pm 1 \mu\text{A}$
Input Capacitance	C _{IN}	f = 1 MHz, $T_A = 25^\circ\text{C}$	—	5	10 pF
Output Capacitance	C _{OUT}	f = 1 MHz, $T_A = 25^\circ\text{C}$	—	6	12 pF

^aTypical values are for $T_A = 25^\circ\text{C}$ and nominal V_{DD} .^cInputs stable, chip deselected.^bAddress inputs toggling, chip selected outputs open circuit.^dTTL inputs.^bInputs stable, chip selected outputs open circuit^eCMOS inputs.DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} = 5 \text{ V} \pm 10\%$,

Input tr, tf = 10 ns; CL = 100 pF, and 1 TTL Load; Input Pulse Levels: 0.8 V to 2.2 V — See Fig. 3

CHARACTERISTIC	LIMITS CDM5364A	Min.	Max.	UNITS
Address Access Time	t _{AVQV}	—	250	ns
Chip Select to Output Active	t _{SVQX}	0	—	
Chip Select to Output Valid	t _{SVQV}	—	90	
Data Hold after Address	t _{AXQX}	10	—	
Chip Deselect to Output High Z	t _{SXQZ}	—	70	
Cycle Time	t _{CYC}	250	—	



NOTES:

- (1) Assumes t_{SVQV} is satisfied.
- (2) Output Active requires Chip Select Active.
- (3) Assumes t_{AVQV} is satisfied.
- (4) Invalid Chip Select causes Output High Z.
- (5) Generates 10-ns Valid Output Pulses (i.e., t_{CYC}-t_{AVQV}+t_{AXQX}).

NOTE: TIMING MEASUREMENT REFERENCE LEVEL IS 1.5 V

92CM-36700

Fig. 3 - Timing waveforms


CDM5364, CDM5364A**APPLICATION INFORMATION**

Fig. 4 - Typical CDP1800 series microprocessor system.

Decoupling Capacitors

The CDM5364 and CDM5364A operate with a low average dc power supply current that varies with cycle time. However, the CDM5364 and CDM5364A are large ROMs with many internal nodes. Precharging of selected nodes during portions of the memory cycle results in short duration peak currents that can be much higher than the

average dc value. The rise and fall times of the peak current pulses can have a value sufficient to generate unwanted system noise components. To minimize or eliminate the effects of the current spikes, a $0.1 \mu\text{F}$ ceramic decoupling capacitor is recommended between the V_{DD} and V_{SS} pins of every ROM device.