CD74HC125-Q1 HIGH-SPEED CMOS LOGIC QUAD BUFFER WITH 3-STATE OUTPUTS

M OR PW PACKAGE (TOP VIEW)

1OE

1A **∏** 2

2A 🛚

2Y 🛚

GND L

1Y 🛮 3

SCLS579A - APRIL 2004 - REVISED SEPTEMBER 2008

14**∏** V_{CC}

13 40E

12 ¶ 4A

11 4Y 10 30E

9 3A 8 3Y

- Qualified for Automotive Applications
- 3-State Outputs
- Separate Output Enable Inputs
- Fanout (Over Temperature Range)
 - Standard Outputs ... 10 LSTTL Loads
 - Bus Driver Outputs ... 15 LSTTL Loads
- Extended Temperature Performance of -40°C to 125°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction, Compared to LSTTL Logic ICs
- 2-V to 6-V V_{CC} Operation
- High Noise Immunity N_{IL} or N_{IH} = 30% of V_{CC} at V_{CC} = 5 V

description/ordering information

The CD74HC125 contains four independent 3-state buffers, each having its own output enable input which, when HIGH, puts the output in the high-impedance state.

ORDERING INFORMATION[†]

T _A	PACKA	GE‡	ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 125°C	SOIC - M	Reel of 2500	CD74HC125QM96Q1	HC125Q
	TSSOP - PW	Reel of 2000	CD74HC125QPWRQ1	HC125Q

[†] For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

FUNCTION TABLE (each gate)

INP	UTS	OUTPUT
Α	OE	Υ
Н	L	Н
L	L	L
Х	Н	Z




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



[‡] Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	
Output clamp current, I_{OK} ($V_O < -0.5 \text{ V}$ or $V_O > V_{CC} + 0.5 \text{ V}$) (see Note 1)	±20 mA
Continuous output current, I_O ($V_O > -0.5$ or $V_O < V_{CC} + 0.5$ V)	±35 mA
Output source or sink current per output pin, I_O ($V_O > -0.5$ or $V_O < V_{CC} + 0.5$ V)	±25 mA
Continuous current through V _{CC} or GND	±70 mA
Package thermal impedance, θ _{JA} (see Note 2): M package	86°C/W
PW package	113°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 3)

			MIN	NOM	MAX	UNIT
V_{CC}	Supply voltage		2	5	6	V
		V _{CC} = 2 V	1.5			
V_{IH}	High-level input voltage	$V_{CC} = 4.5 \text{ V}$	3.15			V
		V _{CC} = 6 V	4.2			
		V _{CC} = 2 V			0.5	
V_{IL}	Low-level input voltage	V _{CC} = 4.5 V			1.35	V
		V _{CC} = 6 V			1.8	
V_{I}	Input voltage		0		V_{CC}	V
V _O	Output voltage		0		V_{CC}	V
		V _{CC} = 2 V			1000	
t _t	Input transition rise/fall time	V _{CC} = 4.5 V			500	ns
		V _{CC} = 6 V			400	
T _A	Operating free-air temperature		-40		125	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCLS579A - APRIL 2004 - REVISED SEPTEMBER 2008

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS		lo		T,	գ = 25°C		MIN	MAX	LINUT
PARAMETER	TEST CON	NDITIONS	(mA)	v _{cc}	MIN	TYP	MAX	IVIIN	WAX	UNIT
			-0.02	2 V	1.9			1.9		
		CMOS loads	-0.02	4.5 V	4.4			4.4		V
V _{OH}	$V_{I} = V_{IH}$ or V_{IL}		-0.02	6 V	5.9			5.9		
		TTI leade	-6	4.5 V	3.98			3.7		
		TTL loads	-7.8	6 V	5.48			5.2		
_	V _I = V _{IH} or V _{IL}	CMOS loads	0.02	2 V			0.1		0.1	V
			0.02	4.5 V			0.1		0.1	
V_{OL}			0.02	6 V			0.1		0.1	
		TTL loads	6	4.5 V			0.26		0.4	
			7.8	6 V			0.26		0.4	
I _I	$V_I = V_{CC}$ or GND			6 V			±0.1		±1	μΑ
I _{CC}	$V_I = V_{CC}$ or GND	V _I = V _{CC} or GND					8		160	μΑ
I _{OZ}	$V_I = V_{IL}$ or V_{IH}			6 V			±0.5		±10	μΑ
C _I							10		10	pF
Co	3-state						20		20	pF

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

24244555	FROM	то	COMPITIONS	١,,	T,	λ = 25°C	;					
PARAMETER	(INPUT)	(OUTPUT)	CONDITIONS	v _{cc}	MIN	TYP	MAX	MIN	MAX	UNIT		
			C _L = 15 pF	5 V		8						
		.,		2 V			100		150			
t _{pd}	Α	Y	Y	Υ	C _L = 50 pF	4.5 V			20		30	ns
				6 V			17		26	1		
			C _L = 15 pF	5 V		10						
t _{en}	ŌĒ	Y	C _L = 50 pF	2 V			125		190	ns		
				4.5 V			25		38			
				6 V			21		32			
			C _L = 15 pF	5 V		10						
	0-	.,		2 V			125		190	ns		
t _{dis}	ŌĒ	Υ	C _L = 50 pF	4.5 V			25		38			
				6 V			21		32			
				2 V			60		90	ns		
t _t	Y	Υ	C _L = 50 pF	4.5 V			12		18			
				6 V			10		15			

CD74HC125-Q1 **HIGH-SPEED CMOS LOGIC QUAD BUFFER WITH 3-STATE OUTPUTS**

SCLS579A - APRIL 2004 - REVISED SEPTEMBER 2008

operating characteristics, T_A = 25°C, V_{CC} = 5V

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance per gate (see Note 4)	No load	29	pF


NOTE 4: C_{pd} is used to determine the dynamic power consumption, per channel.

 $P_D = V_{CC}^2 f_I (C_{pd} + C_L)$ $f_I = \text{input frequency}$ $C_L = \text{output load capacitance}$ $V_{CC} = \text{supply voltage}$




SCLS579A - APRIL 2004 - REVISED SEPTEMBER 2008


PARAMETER MEASUREMENT INFORMATION




PARAI	METER	RL	C _L	S1	S2
	t _{PZH}	1 k Ω	50 mF	Open	Closed
t _{en}	t _{PZL}	1 K22	50 pF	Closed	Open
	t _{PHZ}	1 k Ω	50 pF	Open	Closed
t _{dis}	t _{PLZ}	1 KS2	30 pi	Closed	Open
t _{pd} or t	t		50 pF	Open	Open



VOLTAGE WAVEFORMS
PROPAGATION DELAY AND OUTPUT TRANSITION TIMES





VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES FOR 3-STATE OUTPUTS

NOTES: A. C_L includes probe and test-fixture capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_r = 6$ ns, $t_f = 6$ ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en}.
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms





PACKAGE OPTION ADDENDUM

6-Feb-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	_	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
CD74HC125QM96G4Q1	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HC125Q	Samples
CD74HC125QPWRG4Q1	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HC125Q	Samples
CD74HC125QPWRQ1	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-3-260C-168 HR	-40 to 125	HC125Q	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

6-Feb-2020

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CD74HC125-Q1:

• Military: CD54HC125

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

• Military - QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 14-Mar-2013

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74HC125QPWRG4Q1	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CD74HC125QPWRQ1	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 14-Mar-2013



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD74HC125QPWRG4Q1	TSSOP	PW	14	2000	367.0	367.0	35.0
CD74HC125QPWRQ1	TSSOP	PW	14	2000	367.0	367.0	35.0

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
 - Sody length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated