


# CD4543B BCD-to-7-Segment Latch/Decoder/Driver for Liquid Crystals

#### **Features**

- Wide supply voltage:3.0V to 18V
- range High noise immunity:0.45 V<sub>DD</sub> (typ.)
- Low power TTL Compatibility:Fan out of 2 driving 74L or 1 driving 74LS
- Low power dissipation:50 nA/package (typ.) at VDD =5.0V
- Latch storage
- Blanking input
- Blank for all illegal inputs
- Direct-drive LCD, LED and VF displays
- Pin-for-pin replacement for CD4056B (with pin 7 tied to Vss)
- Pin-for-pin replacement for Motorola MC14543B



### **Ordering Information**

DEVICE	Package Type	MARKING	Packing	Packing Qty	
CD4543BE/	DIP-16	CD4543B	TUBE	1000pcs/box	
CD4543BN	-				
CD4543BM/TR	SOP-16	CD4543B	REEL	2500pcs/reel	
CD4543BMT/TR	TSSOP-16	CD4543B	REEL	2500pcs/reel	



#### **General Description**


The CD4543BM is a monolithic CMOS BCD-to-7-segment latch/decoder/driver for use with liguid crystal and other types of displays. The circuit provides the func. tions of a 4-bit storage latch and an 8421 BCD-to-7-seg-ment decoder and driver. The device has the capability to invert the logic levels of the output combination. The phase(Ph),blanking (Bl) and latch disable (LD) inputs are used to reverse the truth table phase, blank the display, and store a BCD code, respectively. For liquid crystal(LC)readouts,a square wave is applied to the Ph input of the circuit and the electrically common backplane of the display, and the out-puts of the circuit are connected directly to the segments of the LCreadout. For other types of readouts, such as light emitting diode (LED), incandescent, gas discharge, and flu- orescent readouts, connection diagrams are given on this data sheet.

All inputs are protected against static discharge by diode clamps to vop and Vss.

#### **Applications**

- Instrument (e.g., counter, DVM, etc.) display driver
- Computer/calculator display driver
- Cockput display driver
- Various clock, watch, and timer users

#### **Connection Diagram and**





#### **Truth Table**

		inputs					Outputs
LD	BI	Ph*	D	С	В	Α	a b c d e f g Display
Х	1	0	Х	Χ	Χ	Χ	0 0 0 0 0 0 Blank
1	0	0	0	0	0	0	1 1 1 1 1 0 0
1	0	0	0	0	0	1	0 1 1 0 0 0 0 1
1	0	0	0	0	1	0	1 1 0 1 1 0 1 2
1	0	0	0	0	1	1	1 1 1 1 0 0 1 3
1	0	0	0	1	0	0	0 1 1 0 0 1 1 4
1	0	0	0	1	0	1	1 0 1 1 0 1 1 5
1	0	0	0	1	1	0	1 0 1 1 1 1 6
1	0	0	0	1	1	1	1 1 1 0 0 0 0 7
1	0	0	1	0	0	0	1 1 1 1 1 1 8
1	0	0	1	0	0	1	1 1 1 1 0 1 1 9
1	0	0	1	0	1	0	0 0 0 0 0 0 Blank
1	0	0	1	0	1	1	0 0 0 0 0 0 Blank
1	0	0	1	1	0	0	0 0 0 0 0 0 Blank
1	0	0	1	1	0	1	0 0 0 0 0 0 Blank
1	0	0	1	1	1	0	0 0 0 0 0 0 Blank
1	0	0	1	1	1	1	0 0 0 0 0 0 Blank
0	0	0	Х	Χ	Χ	Χ	* *
+	†	1			+		Inverse of Output Display
					'		Combinations Above As Above

X = Don't care

For common cathode LED readouts, select Ph = 0.

For common anode LED readouts, select Ph = 1.

## **Display Format**



<sup>† =</sup> Above combinations

 $<sup>^{\</sup>star}$  =For tiquid crystal readouts, apply a square wave to Ph.

<sup>\* \* =</sup>Depends upon the BCD code previously applied when LD = 1.



## **Absolute Maximum Ratings** (Notes 1&2)

Cor	ndition	Min	Max	UNITS	
DC Supply Voltage(V <sub>DD</sub> )		-0.5	+18	V <sub>DC</sub>	
Input Voltage (V <sub>IN</sub> )		-0.5	V <sub>DD</sub> +0.5	V <sub>DC</sub>	
Storage Temp. Range(Ts)		-65	+150	$^{\circ}$	
Davis Diagination (D.)	Dual-In-Line	70	00	mW	
Power Dissipation (P <sub>D</sub> )	Small Outline	50	500		
Lead Temperature(T <sub>L</sub> ) (Solderi	ng,10 seconds)	24	<b>1</b> 5	$^{\circ}$ C	

Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not ensured.

## **Recommended Operating Conditions** (Note 2)

Condition	Min	Max	UNITS
DC Supply Voltage(V <sub>DD</sub> )	3	15	V <sub>DC</sub>
Input Voltage (V <sub>IN</sub> )	0	$V_{DD}$	V <sub>DC</sub>
Operating Temperature Range (T <sub>A</sub> )	-40	+85	$^{\circ}$

## **DC Electrical Characteristics (Note 2)**

		0 1141	-40	$^{\circ}$		<b>+25</b> ℃		+85	°C	
Symbol	Parameter	Conditions	Min	Max	Min	Тур	Max	Min	Max	Units
	Quiescent Device	V <sub>DD</sub> =5V, V <sub>IN</sub> =V <sub>DD</sub> or Vss	-	20	-	-	20	-	150	
I <sub>DD</sub>	Current	V <sub>DD</sub> =10V, V <sub>IN</sub> =V <sub>DD</sub> or Vss	-	40	-	-	40	-	300	μΑ
	Current	$V_{DD}$ =15V, $V_{IN}$ = $V_{DD}$ or Vss	-	80	-	-	80	-	600	
	Low Level	$V_{DD} = 5V$	-	0.05	-	0	0.05	-	0.05	
V <sub>OL</sub>		V <sub>DD</sub> =10V	-	0.05	-	0	0.05	-	0.05	V
	Output Voltage	V <sub>DD</sub> =15V	-	0.05	-	0	0.05	-	0.05	
	Lligh Lovel	V <sub>DD</sub> = 5V	4.95	-	4.95	5	-	4.95	-	
V <sub>OH</sub>	High Level	V <sub>DD</sub> =10V	9.95	-	9.95	10	-	9.95	-	V
	Output Voltage	V <sub>DD</sub> =15V	14.95	-	14.95	15	-	14.59	-	
		V <sub>DD</sub> =5V, Vo=0.5V or 4.5V	-	1.5	-	-	1.5	-	1.5	
VIL	Low Level	V <sub>DD</sub> =10V, Vo=1V or 9V	-	3.0	-	-	3.0	-	3.0	V
	Input Voltage	V <sub>DD</sub> =15V, Vo=1.5V or 13.5V	-	4.0	-	-	4.0	-	4.0	
	Link Laval	V <sub>DD</sub> =5V, Vo=0.5V or 4.5V	3.5	-	3.5	-	-	3.5	-	
V <sub>IH</sub>	High Level	V <sub>DD</sub> =10V, Vo=1V or 9V	7.0	-	7.0	-	-	7.0	-	V
	Input Voltage	V <sub>DD</sub> =15V, Vo=1.5V or 13.5V	11.0	-	11.0	-	-	11.0	-	
	Land on total	V <sub>DD</sub> =5V, Vo=0.4V	0.52	-	0.51	-	-	0.36	-	
loL	Low Leve! Output	V <sub>DD</sub> =10V, Vo=0.5V	1.3	_	1.3	-	_	0.9	-	mA
	Current (Note 3)	V <sub>DD</sub> =15V, Vo =1.5V	3.6	_	3.4	-	_	2.4	-	
	I linds I amed Outset	V <sub>DD</sub> =5V, Vo=4.6V	-0.52	-	-0.44	-	-	-0.36	-	
Іон	High Level Output	V <sub>DD</sub> =10V,Vo=9.5V	-1.3	-	-1.1	-	-	-0.9	-	mA
	Current (Note 3)	V <sub>DD</sub> =15V, Vo=13.5V	-3.6	-	-3.0	-	-	-2.4	-	
	I	V <sub>DD</sub> =15V,V <sub>IN</sub> =0V	-	-0.3	-	-10 <sup>-5</sup>	-0.3	-	-1.0	
I <sub>IN</sub>	Input Current	V <sub>DD</sub> =15V, V <sub>IN</sub> =15V	-	0.3	-	10-5	0.3	_	1.0	μΑ



#### AC Electrical Characteristics\*T<sub>A</sub>=25°C,C<sub>L</sub>= 50 pF,Vss = 0, unless otherwise specified

Symbol	Parameter	Conditions	Min	Тур	Max	Units
		VDD=5V		100	200	
t <sub>r</sub>	Output Rise Time	VDD =10V	-	50	100	ns
		VDD=15V		40	80	
		VDD=5V		100	200	
$t_f$	Output Fall Time	VDo=10V	-	50	100	ns
		VDD-15V		40	80	
	Turn ON Propagation	VDD =5V		450	1100	
t <sub>PLH</sub>	Turn-ON Propagation	VDD = 10V	-	170	440	ns
	Delay Time	VDD-15V		110	330	
	Turn OFF Draw a making	VDD =5V		500	1100	
t <sub>PHL</sub>	Turn-OFF Propagation Dolay Time	VDD = 10V	-	180	440	ns
		VDD-15V		120	330	
		VDD =5V		-5	80	
t <sub>SET-UP</sub>	Set-Up Time	VDD = 10V	-	-2	30	ns
		VDD-15V		0	20	
		VDD =5V		30	120	
t <sub>HOLD</sub>	Hold Time	VDD = 10V	-	20	45	ns
		VDD-15V		15	30	
	Latab Bisable	VDD =5V		50	250	
$PW_{LD}$	Latch Disable	VDD = 10V	-	30	100	ns
	Pulse Width	VDD-15V		20	80	
C <sub>IN</sub>	Input Capacitance	Per input	-	5	7.5	pF
C <sub>PD</sub>	Power Dissipation Capacitance	See Cpo Measurement Waveforms (Note 4)	-	300	-	pF

<sup>\*</sup> AC Parameters are guaranteed by DC correlated testing.

**Note 1:** "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed; they are not meant to imply that the devices should be operated at these limits. The tables of "Recommended Operating Conditions" and Electrical Characteristics "provide conditions for actual device operation.

Note 2: Vss = OV unless otherwise specified.


Note 3: I<sub>OH</sub> and I<sub>OL</sub> are tested one output at a time.

**Note 4:**  $C_{PD}$  determines the no load AC power consumption of a CMOS device. For a complete explanation, see "MM54C/74C Family Characteristics" Application Note AN-90.






## **Logic Diagram**




\*Transmission gates

## **Typical Applications**



**Light Emitting Diode (LED) Readout** 





**Note:** Bipolar transitors may be added for gain (for  $V_{DD} \le 10V$  or  $I_{OUT} \ge 10$  mA)






## Typical Applications(Continued)





## 3½-Digit DVM with LCD Display




Display 9.999when overflowed. All digits can also be blanked at overflow by typing OFL to BI on the CD4543's.




## **Switching Time Waveforms**

#### **CPO MEASUREMENT WAVEFORMS**




Inputs Bland Ph low, and inputs D and LD high. f in respect to a system clock. All outputs connected to respective C loads.

#### **Dynamic Signal Waveforms**



Inputs D,Ph and BI Low, and Inputs A,B and LD High




Data DCBA Strobe into Latches






# **Physical Dimensions**


## SOP-16






Dimensions In Millimeters(SOP-16)												
Symbol:	Α	A1	В	C	C1	D	Q	а	b			
Min:	1.35	0.05	9.80	5.80	3.80	0.40	0°	0.35	1.27 BSC			
Max:	1.55	0.20	10.0	6.20	4.00	0.80	8°	0.45	1.27 650			

DIP-16






Dimensions In Millimeters(DIP-16)												
Symbol:	А	В	D	D1	E	L	L1	а	b	С	d	
Min:	6.10	18.94	8.10	7.42	3.10	0.50	3.00	1.50	0.85	0.40	2.54 BSC	
Max:	6.68	19.56	10.9	7.82	3.55	0.70	3.60	1.55	0.90	0.50	2.04 BSC	



# **Physical Dimensions**

TSSOP-16



Dimensions In Millimeters(TSSOP-16)												
Symbol:	Α	A1	В	С	C1	D	Q	а	b			
Min:	0.85	0.05	4.90	6.20	4.30	0.40	0°	0.20	0.65.000			
Max:	0.95	0.20	5.10	6.60	4.50	0.80	8°	0.25	0.65 BSC			



#### **About Us**

Founded in 2017, Shenzhen Tudi Semiconductor Co., Ltd. specializes in the research and dev elopment of semiconductor components. Our product range includes design, constant current driving, power management, amplifiers, comparators, interfaces and drivers, logic devices, EE PROM memory, high and low voltage MOS, time bases and clocks, specialized circuits, and an alog and mixed-signal solutions. We are dedicated to becoming a well-known and reliable chip supplier and developer both domestically and internationally. By managing every aspect of our operations, we maintain a comprehensive and scientific quality management system, providing high-quality, cost-effective semiconductor chip solutions and top-notch, comprehensive servic es.

For more information, visit our official website: www.sztdbdt.com

## Important Notice and Disclaimer

Shenzhen Tudi Semiconductor Co., Ltd. is dedicated to providing our customers with accurate and reliable technical and reliability data, which includes datasheets, design resources like reference designs, application guidance, web tools, and safety information among other resources. However, it is crucial to understand that we do not guarantee the absence of defects in this provided information.

All provided information and resources should be verified through actual tests by the users. We do not offer any explicit or implied warranties, which includes, but is not limited to, implied warranties of merchantability, fitness for a particular purpose, or non-infringement of third-party intellectual property rights.

The resources we provide are intended to assist skilled developers in using Tudi products effectively. This support encompasses selecting the appropriate products for their specific applications, designing, validating, and testing these applications, and ensuring compliance with applicable standards, safety, security, or other requirements.

Please note, Tudi and the Tudi logo are registered trademarks of Shenzhen Tudi Semiconductor Co., Ltd. All other trademarks mentioned belong to their respective owners. For detailed information on any changes, users are encouraged to refer to the revision history included in any updated documents. Be aware that resources may change without prior notice. Shenzhen Tudi Semiconductor Co., Ltd. will not be held responsible for any patent infringement or infringement of third-party intellectual property rights that may arise from the use of our products.