

Data sheet acquired from Harris Semiconductor SCHS099B – Revised January 2003

CD40109B Types

CMOS Quad Low-to-High Voltage Level Shifter Fe

High-Voltage Types (20-Volt Rating)

CD401098 contains four low-to-high-voltage level-shifting circuits. Each circuit will shift a low-voltage digital-logic input signal (A, B, C, D) with logical 1 = V_{CC} and logical 0 = V_{SS} to a higher-voltage out-put signal (E, F, G, H) with logical 1 = V_{DD} and logical 0 = V_{SS}.

The CD40109, unlike other low-to-high level-shifting circuits, does not require the presence of the high-voltage supply (VDD) before the application of either the low-voltage supply (V_{CC}) or the input signals. There are no restrictions on the sequence of application of VDD, VCC, or the input signals. In addition, with one exception there are no restrictions on the relative magnitudes of the supply voltages or input signals within the device maximum ratings, provided that the input signal swings between VSS and at least 0.7 VCC; V_{CC} may exceed V_{DD} , and input signals may exceed V_{CC} and V_{DD} . When operated in the mode $V_{CC} > V_{DD}$, the CD40109 will operate as a high-to-low level-shifter.

The CD40109 also features individual threestate output capability. A low level on any of the separately enabled three-state output controls produces a high-impedance-state in the corresponding output.


The CD40109B-Series types are supplied in 16-lead ceramic dual-in-line packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (NSR suffix), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).

Applications:

- High-or-low level-shifting with three-state outputs for unidirectional or bidirectional bussing
- Isolation of logic subsystems using separate power supplies from supply sequencing, supply loss and supply regulation considerations

Features:

- Independence of power supply sequence considerations—V_{CC} can exceed V_{DD}, input signals can exceed both V_{CC} and V_{DD}
- Up and down level-shifting capability
- Three-state outputs with separate enable controls
- Standardized, symmetrical output characteristics
- 100% tested for quiescent current at 20 V
- Maximum input current of 1 μA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Noise margin (full package-temperature range)
 - = 1 V at V_{CC} = 5 V, V_{DD} = 10 V
 - = 2 V at V_{CC} = 10 V, V_{DD} = 15 V
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of "B" Series CMOS Devices"



RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:


0114 D 4 077 010710	Lii	IMITA	
CHARACTERISTIC	MIN.	MAX.	UNITS
Supply-Voltage Range (For TA =			
Full Package-Temperature Range)	3	18	V.

MAXIMUM RATINGS, Absolute-Maximum Values:

LEAD TEMPERATURE (DURING SOLDERING):

DC SUPPLY-VOLTAGE RANGE, (V _{DD})
Voltages referenced to VSS Terminal)0.5V to +20V
OUTPUT VOLTAGE RANGE, ALL OUTPUTS0.5 V to V _{DD} +0.5 V
DC INPUT CURRENT, ANY ONE INPUT ±10mA
POWER DISSIPATION PER PACKAGE (PD):
For T _A = -55°C to +100°C
For T _A = +100°C to +125°C Derate Linearity at 12mW/°C to 200mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR
FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Types) 100mW
OPERATING-TEMPERATURE RANGE (T _A)55°C to +125°C
STORAGE TEMPERATURE RANGE (Tato)65°C to +150°C

At distance 1/16 \pm 1/32 inch (1.59 \pm 0.79mm) from case for 10s max +265°C



LOGIC 0 - LOW(V_{SS}) X - DON'T CARE Z - HIGH IMPEDANCE LOGIC 1 - V_{CC} at INPUTS and V_{DD} at OUTPUTS




Fig.1 - CD40109B logic diagram (1 of 4 units).

STATIC ELECTRICAL CHARACTERISTICS

CHARACTER	COND	ITION	IS	LIN	IITS AT	INDICA	TED TE	MPERA	UNITS		
ISTIC	Vo (V)	VIN (V)	V _{DD} (V)	-55	-40	+85	+125	Min.	+25 Typ.	Max.	
Quiescent Device	_	0,5	5	1	1	30	30		0.02	1	
Current,	- 1	0,10	10	2	2	60	60		0.02	2	١ .
IDD Max.	- 1	0,15	15	4	- 4	120	120	-	0.02	4	μΑ
	_	0,20	20	20	20	600 .	600		0.04	20	
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1		
(Sink) Current	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6		100
IOL Min.	1.5	0,15	15	4.2	4	2.8	2.4	3 4	6.8		
Output High (Source) Current, IOH Min.	4.6	.0,5	5 .	-0.64	-0.61	-0.42	-0.36	-0.51	-1	-	mA
	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	_ှ -3.2	-	
	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	-	
	13.5	0,15	15	-4.2	-4	-2.8	2.4	-3.4	-6.8	. –	
Output Voltage: Low-Level,	_	0,5	5		0	.05		_	0	0.05	
	_	0,10	10		0	.05		_	0	0.05	
VOL Max.		0,15	15		0	.05			0	0.05	V
Output Voltage:		0,5	5		4	95		4.95	. 5	-	v
High-Level,	· -	0,10	10		. 9	95		9.95	10		
VOH Min.		0,15	15		14	:95		14.95	15	_	1 :
Input Current IIN Max.		0,18	18	±0.1	±0.1	±1	±1	_	±10-5	±0.1	μΑ
3-State Output Leakage Current IOUT Max.		0,18	18	±0.4	±0.4	±12	±12	: 2.73 —	±10 ⁻⁴	±0.4	μΑ
	35	Vcc (V)	V _{DD} (V)	:		y 1		n i e			
Input Low Voltage,	1,9	5	10			.5			_	1.5	
VIL Max.	1.5, 13.5	10	15			3		_	_	3	
Input High	1,9	5	10			3.5	,	3.5		-	\ \
Voltage, VIH Min.	1.5,13.5	10	15			7 		7	19 <u>14 </u> 19 1 4 1 1	-	




Fig.5 - Minimum output high (source)current characteristics.




Fig.6 - Typical transition time as a function of load capacitance.




Fig.2 - Typical output low (sink) current characteristics.




Fig.3 – Minimum output low (sink) current characteristics.




Fig.4 - Typical output high (source).




Fig.7 - Typical high-to-low propagation delay time as a function of load capacitance.

CD40109B Types

DYNAMIC ELECTRICAL CHARACTERISTICS at T $_A$ = 25°C, Input t $_r$, t $_f$ = 20 ns, C $_L$ = 50 pF, R $_L$ = 200 k Ω unless otherwise specified

	SHIFTING	Vcc	V _{DD}	LIN	UTS	
CHARACTERISTIC	MODE	(V)	(V)	Тур.	Max.	UNITS
Propagation Delay - Data Input	-	5	10	300	600	
to Output:	L-H	5	15	220	440	
Mah sa Laur Laur La		10	15	180	360	ns
High-to-Low Level, tpHL		10	5	250	500	
	H_L	15	5	250	500	
		15	10	120	240	
		5	10	130	260	
	L-H	5	15	120	240	
Low-to-High Level, tpLH		10	15	70	140	
Edw-to-riight cever, tPLH		10	5	230	460	ns
	H-L	15	5	230	460	
		15	10	80	160	
3-State Disable Delay:		5	10	60	120	
R _L = 1 kΩ	L-H	5	15	75	150	
Output High to High		10	15	35	70	ns
Impedance, tpHZ	H-L	10	5	200	400	115
		15	5	200	400	
		15	10	40	80	
·	. L-H	5	10	370	740	ns
Output Low to High		5	15	300	600	
Impedance, tp_Z		10	15	250	500	
#	H-L	10	5	250	500	
:		15	5	250	500	
		15	10	130	260	
,		5	10	320	640	
High Impedance to	L–H	5	15	230	460	
Output High, tpZH		10	15	180	360	ns
		10	5	300	600	
	H-L	15 15	5 10	300 130	600 260	
		5	10			
	L-H	5 5	15	100 80	200 160	
High Impedance to	<u>.</u> .,	10	15	40	80	
Output Low, tpZL		10	5	200	400	ns
	H-L	15	5	200	400	
	,,	15	10	40	80	
7 Turkeya (199 -1994)	要学生	• 25·	¥ 10	50	100	-
	L-H	1 5	15	40	80	
2 Jan 17 Jan 18		10.	15	40	80	
Transition Time, TTHL, TTLH	1.4	10 🐗	5	100	200	ns
	H-L	15	- 5	100	200	
		15	10	50	100	
Input Capacitance, C		Any	Input	5	7.5	ρF
	IT.	14		L		




Fig.8 — Typical low-to-high propagation delay time as a function of load capacitance.




Fig.9 — Typical input switching as a function of high-level supply voltage.




Fig. 10 — High-level supply voltage vs. low-level supply voltage.




Fig.11 — Typical dynamic power dissipation as a function of input frequency.

CD40109B Types

TEST CIRCUITS




Fig. 12 - Output enable delay times test circuit and waveforms.




Fig. 13 - Quiescent device current.




Fig. 14 - Input voltage.




Fig. 15 - input current.






Fig. 16 - Dynamic power dissipation test circuit.



CD40109B TERMINAL ASSIGNMENT

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3} inch).



Dimensions and pad layout for CD401098H.





4-Feb-2021

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CD40109BE	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD40109BE	Samples
CD40109BF	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	CD40109BF	Samples
CD40109BF3A	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	CD40109BF3A	Samples
CD40109BNSR	ACTIVE	SO	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD40109B	Samples
CD40109BNSRE4	ACTIVE	SO	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD40109B	Samples
CD40109BPW	ACTIVE	TSSOP	PW	16	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM0109B	Samples
CD40109BPWE4	ACTIVE	TSSOP	PW	16	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM0109B	Samples
CD40109BPWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM0109B	Samples
CD40109BPWRE4	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM0109B	Samples
CD40109BPWRG4	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM0109B	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



PACKAGE OPTION ADDENDUM

4-Feb-2021

- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CD40109B, CD40109B-MIL:

www.ti.com

Automotive: CD40109B-Q1, CD40109B-Q1

Military: CD40109B-MIL

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 17-Dec-2020

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD40109BNSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
CD40109BPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 17-Dec-2020



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD40109BNSR	SO	NS	16	2000	367.0	367.0	38.0
CD40109BPWR	TSSOP	PW	16	2000	853.0	449.0	35.0



SMALL OUTLINE PACKAGE



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated