

Features

● Integrated, Industry Standard Enhanced 8051

- 48 MHz, 24 MHz, or 12 MHz CPU operation
- Four clocks per instruction cycle
- Two USARTS
- Three counter/timers
- Two data pointers
- Expanded interrupt system
- Vectored USB Interrupts and GPIF/FIFO Interrupts

● Storage

- 16 Kbytes of On-Chip Code/Data RAM
- 0.5 Kbytes of On-Chip dataRAM

● Clock, reset

- 3.3V Operation with 5V Tolerant Inputs
- Power on reset (POR), external RESET input
- 24MHz ($\pm 100\text{ppm}$) crystal oscillator

● Low Power

- It supports suspend mode, and the minimum power consumption is no more than 1mA
- ICC No More than 85 mA in any Mode

● USB

- Support standard USB2.0 protocol
- Passed USB2.0 compatibility test of USBIF
- Support high speed mode (480mbps) and full speed mode (12mbps)
- It supports seven endpoints: EP0, ep1in, ep1out, EP2, EP4, ep6 and EP8

● Integrated FIFO

- Automatic conversion to and from 16-bit buses
- Master or slave operation
- Synchronous or asynchronous operation
- Easy interface to ASIC and DSP ICs

● General Programmable Interface (PIF)

- Enables direct connection to most parallel interfaces
- Support 4 programmable waveform descriptors
- Supports multiple Ready (RDY) inputs and Control (CTL) outputs

● **UART**

- Support 2 UART interfaces
- The maximum baud rate supports 230.4kbaud

● **I2C**

- Operating rate 400kHz or 100kHz
- Only master mode is supported

● **Counter / timer**

- Supports 3 16-bit counters / timers

● **GPIO**

- Up to 5 groups, 40 bidirectional IO in total (only supported by 100pin)

● **Firmware startup**

- Internal RAM, firmware downloaded via USB
- Internal RAM, firmware loaded through EEPROM

● **Package**

- SSOP56: 18x7.6x2.8mm
- QFN56: 8.0x8.0x1.0mm
- VFBGA56: 5.0x5.0x1.0mm
- LQFP100: 14x20x1.4mm

● **Operational temperature**

- Operating temperature range (- 40 ~ 105 °C)

General Description

CBM9002A series is a USB microcontroller based on the enhanced 8051 core in line with the industrial standard. It supports two modes of USB2.0 protocol, high-speed 480mbps and full-speed 12mbps.

The enhanced 8051 can work at 48, 24 and 12Mhz frequencies; Each instruction cycle is 4 clocks, which is 3 times the speed of the standard 8051. CBM9002A series has built-in up to 16K bytes of on-chip SRAM space, which can be used to store user code or data.

CBM9002A series provides USART, I2C, GPIO and other common low-speed communication interfaces other than USB interface for communication with other peripherals.

CBM9002A series supports powerful data transmission functions such as SlaveFIFO and PIF (programmable interface), Based on the CBM9002A series firmware framework provided by CBM, it can achieve data transmission capacity of more than 50MB / s, and the maximum bandwidth is USB2.0.

Application

- Sensor application
- Portable video recorder
- Industrial cameras, or video surveillance equipment
- Data acquisition system
- ATA interface, Such as IDE hard disk
- Memory card readers
- Scanner
- Laser engraving equipment
- Portable sound card or MP3 player
- VGA video capture and transmission equipment, etc

CATALOG

| | |
|---------------------------------------|-------|
| Features..... | |
| General Description..... | |
| Application..... | |
| Logic Block Diagram..... | 1 |
| Pin assignment..... | 2 |
| LQFP100 Pin assignment..... | 2 |
| SSOP56 Pin assignment..... | 3 |
| QFN56 Pin assignment..... | 4 |
| VFBGA Pin assignment..... | 5 |
| Pin Description..... | 6 |
| Electrical Characteristics..... | 12 |
| Recommended Operating Conditions..... | 12 |
| DC Parameters..... | 12 |
| AC Parameters t_{IFCLK} | 13 |
| PIF synchronization signal..... | 13 |
| Synchronous FIFO read..... | 15 |
| Synchronous FIFO writes..... | 17 |
| Asynchronous FIFO read..... | 18 |
| Asynchronous FIFO writes..... | 19 |
| USB Parameter of Consistency..... | 20 |
| Package Outline Dimensions..... | 21 |
| LQFP100..... | 21 |
| SSOP56..... | 22 |
| QFN56..... | 23 |
| VFBGA56..... | 24 |
| Package/Ordering Information..... | 25 |

Logic Block Diagram




Figure 1. Logic block diagram

Pin assignment

LQFP100 Pin assignment

| | | | | | | |
|----|------------|-----|---------------|----|------------------|----|
| 1 | VCC | 81 | PD1/FD9 | 80 | GND | 50 |
| 2 | GDN | 82 | PD2/FD10 | 79 | VCC | 49 |
| 3 | RDY0/*SLRD | 83 | PD3/FD11 | 78 | GND | 48 |
| 4 | RDY1/*SLWR | 84 | INT5# | 77 | RESET# | 47 |
| 5 | RDY2 | 85 | VCC | 76 | CTL5 | 46 |
| 6 | RDY3 | 86 | PET0/T0OUT | 75 | GND | 45 |
| 7 | RDY4 | 87 | PET1/T1OUT | 74 | PA7/*FLAGD/SLCS# | 44 |
| 8 | RDY5 | 88 | PET2/T2OUT | 73 | PA6/*PKTEND | 73 |
| 9 | AVCC | 89 | PET3/T3OUT | 72 | PA5/FIFOADR1 | 72 |
| 10 | XTALOUT | 90 | PET4/T4OUT | 71 | PA4/FIFOADR0 | 71 |
| 11 | XTALIN | 91 | PET5/INT6 | 70 | PA3/WU*2 | 70 |
| 12 | AGND | 92 | PET6/T2EX | 69 | PA2/*SLOE | 69 |
| 13 | NC | 93 | PE7/GPIFADRR8 | 68 | PA1/INT1# | 68 |
| 14 | NC | 94 | GND | 67 | PA0/INT0# | 67 |
| 15 | NC | 95 | PD4/FD12 | 66 | VCC | 66 |
| 16 | AVCC | 96 | PD5/FD13 | 65 | GND | 65 |
| 17 | DPLUS | 97 | PD6/FD14 | 64 | PC7/GPIFADR7 | 64 |
| 18 | DMINUS | 98 | PD7/FD15 | 63 | PC6/GPIFADR6 | 63 |
| 19 | AGND | 99 | GND | 62 | PC5/GPIFADR5 | 62 |
| 20 | VCC | 100 | CLKOUT | 61 | PC4/GPIFADR4 | 61 |
| 21 | GND | | | 60 | PC3/GPIFADR3 | 60 |
| 22 | INT4 | | | 59 | PC2/GPIFADR2 | 59 |
| 23 | T0 | | | 58 | PC1/GPIFADR1 | 58 |
| 24 | T1 | | | 57 | PC0/GPIFADR0 | 57 |
| 25 | T2 | | | 56 | CTL2/*FLAGC | 56 |
| 26 | *IFCLK | | | 55 | CTL1/*FLAGB | 55 |
| 27 | RESERVED | | | 54 | CTL0/*FLAGA | 54 |
| 28 | BKPT | | | 53 | VCC | 53 |
| 29 | SCL | | | 52 | CTL4 | 52 |
| 30 | SDA | | | 51 | CTL3 | 51 |
| | | | | | RXD1 | 43 |
| | | | | | TXD1 | 42 |
| | | | | | RXD0 | 41 |
| | | | | | TXD0 | 40 |
| | | | | | GND | 39 |
| | | | | | VCC | 38 |
| | | | PB3/FD3 | 37 | | |
| | | | PB2/FD2 | 36 | | |
| | | | PB1/FD1 | 35 | | |
| | | | PB0/FD0 | 34 | | |
| | | | VCC | 33 | | |
| | | | WR# | 32 | | |
| | | | RD# | 31 | | |

CBM9002A
LQFP100
Pin assignment

Figure 2. CBM9002A LQFP100 pin assignment

SSOP56 Pin assignment

| | | | |
|----|------------|------------------|----|
| 1 | PD5/FD13 | PD4/FD12 | 56 |
| 2 | PD6/FD14 | PD3/FD11 | 55 |
| 3 | PD7/FD15 | PD2/FD10 | 54 |
| 4 | GND | PD1/FD9 | 53 |
| 5 | CLKOUT | PD0/FD8 | 52 |
| 6 | VCC | *WAKEUP | 51 |
| 7 | GND | VCC | 50 |
| 8 | RDY0/*SLRD | RESET# | 49 |
| 9 | RDY1/*SLWR | GDN | 48 |
| 10 | AVCC | PA7/*FLAGD/SLCS# | 47 |
| 11 | XTALOUT | PA6/PKTEND | 46 |
| 12 | XTALIN | PA5/FIFOADR1 | 45 |
| 13 | AGND | PA4/FIFOADR0 | 44 |
| 14 | AVCC | PA3/*WU2 | 43 |
| 15 | DPLUS | PA2/*SLOE | 42 |
| 16 | DMINUS | PA1/*INT1# | 41 |
| 17 | AGND | PA0/*INT0# | 40 |
| 18 | VCC | VCC | 39 |
| 19 | GND | CTL2/*FLAGC | 38 |
| 20 | *IFCLK | CTL1/*FLAGB | 37 |
| 21 | RESERVED | CTL0/*FLAGA | 36 |
| 22 | SCL | GND | 35 |
| 23 | SDA | VCC | 34 |
| 24 | VCC | GND | 33 |
| 25 | PB0/FD0 | PB7/FD7 | 32 |
| 26 | PB1/FD1 | PB6/FD6 | 31 |
| 27 | PB2/FD2 | PB5/FD5 | 30 |
| 28 | PB3/FD3 | PB4/FD4 | 29 |

Figure 3. CBM9002A SSOP56 pin assignment


QFN56 Pin assignment


Figure 4. CBM9002A QFN56 pin assignment

VFBGA Pin assignment




Figure 5. CBM9002A VFBGA pin assignment (Top view)

| LQFP-100 | SSOP-56 | QFN-56 | VFBGA-56 | 名称name | Type | Default | Reset | Notes |
|----------|---------|--------|----------|--------------|-------|---------|-------------|---|
| 9 | 10 | 3 | 2D | AVCC | Power | NA | NA | Analog VCC |
| 16 | 14 | 7 | 1D | AVCC | Power | NA | NA | Analog VCC |
| 12 | 13 | 6 | 2F | AGND | Power | NA | NA | Analog GND |
| 19 | 17 | 10 | 1F | AGND | Power | NA | NA | Analog GND |
| 18 | 16 | 9 | 1E | DMINUS | IO/Z | Z | NA | USBD-Signal |
| 17 | 15 | 8 | 2E | DPLUS | IO/Z | Z | NA | USBD+Signal |
| 28 | - | - | - | BKPT | O | L | L | Breakpoint |
| 77 | 49 | 42 | 8B | RESET# | I | NA | NA | Chip reset, low effective |
| 11 | 12 | 5 | 1C | XTALIN | I | NA | NA | 24MHz Crystal Input |
| 10 | 11 | 4 | 2C | XTALOUT | O | NA | NA | 24MHz Crystal Output |
| 100 | 5 | 54 | 2B | CLKOUT | O/Z | 12MHz | Clock drive | 12 / 24 / 48mhz clock output, three state output can be set |
| 67 | 40 | 33 | 8G | PA0_INT0# | IOZ | I | I | PA port bit0; Or 8051INT0 interrupt input |
| 68 | 40 | 34 | 6G | PA1_INT1# | IOZ | I | I | PA port bit1; Or 8051INT0 interrupt input |
| 69 | 42 | 35 | 8F | PA2_SLOE | IOZ | I | Z | PA port bit2; Or input / output enable signal in SlaveFIFO mode |
| 70 | 43 | 36 | 7F | PA3_WU2 | IOZ | I | Z | PA port bit3; Or USB standby wake-up source |
| 71 | 44 | 37 | 6F | PA4_FIFOADRO | IOZ | I | Z | PA port bit4; Or FIFO address bit0 |

| | | | | | | | | |
|----|----|----|----|-----------------|-----|---|---|---|
| 72 | 45 | 38 | 8C | PA5_FIFOADR1 | IOZ | I | Z | PA port bit5; Or FIFO address bit1 |
| 73 | 46 | 39 | 7C | PA6_PKEND | IOZ | I | Z | PA port bit6; SlaveFIFO mode multiplexing is the request for early termination of packets. If it is not used, use pull-up or firmware to set it high |
| 74 | 47 | 40 | 6C | PA7_FLAGD_SLCS# | IOZ | I | Z | PA port bit7; Or programmable FIFO flag; Or FIFO chip selection signal |
| 34 | 25 | 18 | 3H | PB0_FD0 | IOZ | I | Z | PB port bit0; Or FIFO / PIF data bus bit0 |
| 35 | 26 | 19 | 4F | PB1_FD1 | IOZ | I | Z | PB port bit1 Or FIFO / PIF data bus bit1 |
| 36 | 27 | 20 | 4H | PB2_FD2 | IOZ | I | Z | PB port bit2; Or FIFO / PIF data bus bit2 |
| 37 | 28 | 21 | 4G | PB3_FD3 | IOZ | I | Z | PB port bit3; Or FIFO / PIF data bus bit3 |
| 44 | 29 | 22 | 5H | PB4_FD4 | IOZ | I | Z | PB port bit4; Or FIFO / PIF data bus bit4 |
| 45 | 30 | 23 | 5G | PB5_FD5 | IOZ | I | Z | PB port bit5; Or FIFO / PIF data bus bit5 |
| 46 | 31 | 24 | 5G | PB6_FD6 | IOZ | I | Z | PB port bit6; Or FIFO / PIF data bus bit6 |
| 47 | 32 | 25 | 6H | PB7_FD7 | IOZ | I | Z | PB port bit7; Or FIFO / PIF data bus bit7 |
| 57 | - | - | - | PC0_PIFADR0 | IOZ | I | Z | PC port bit0; Or PIF address output bit0 |
| 58 | - | - | - | PC1_PIFADR1 | IOZ | I | Z | PC port bit1; Or PIF address output bit1 |
| 59 | - | - | - | PC2_PIFADR2 | IOZ | I | Z | PC port bit2; Or PIF address output bit2 |
| 60 | - | - | - | PC3_PIFADR3 | IOZ | I | Z | PC port bit3; Or PIF address output bit3 |
| 61 | - | - | - | PC4_PIFADR4 | IOZ | I | Z | PC port bit4; Or PIF address output bit4 |
| 62 | - | - | - | PC5_PIFADR5 | IOZ | I | Z | PC port bit5; Or PIF address output bit5 |
| 63 | - | - | - | PC6_PIFADR6 | IOZ | I | Z | PC port bit6; Or PIF address output bit6 |
| 64 | - | - | - | PC7_PIFADR7 | IOZ | I | Z | PC port bit7; Or PIF address output bit7 |

| | | | | | | | | |
|----|----|----|----|-------------|-----|----|----|---|
| 80 | 52 | 45 | 8A | PD0_FD8 | IOZ | I | Z | PB port bit0; Or FIFO / PIF data bus bit8 |
| 81 | 53 | 46 | 7A | PD1_FD9 | IOZ | I | Z | PB port bit1; Or FIFO / PIF data bus bit9 |
| 82 | 54 | 47 | 6B | PD2_FD10 | IOZ | I | Z | PB port bit2; Or FIFO / PIF data bus bit10 |
| 83 | 55 | 48 | 6A | PD3_FD11 | IOZ | I | Z | PB port bit3; Or FIFO / PIF data bus bit11 |
| 95 | 56 | 49 | 3B | PD4_FD12 | IOZ | I | Z | PB port bit4; Or FIFO / PIF data bus bit12 |
| 96 | 1 | 50 | 3A | PD5_FD13 | IOZ | I | | PB port bit5; Or FIFO / PIF data bus bit13 |
| 97 | 2 | 51 | 3C | PD6_FD14 | IOZ | I | Z | PB port bit6; Or FIFO / PIF data bus bit14 |
| 98 | 3 | 52 | 2A | PD7_FD15 | IOZ | I | Z | PB port bit7; Or FIFO / PIF data bus bit15 |
| 86 | - | - | - | PE0_T0OUT | IOZ | I | Z | PE port bit0; Or 8051 timer 0 overflow output signal |
| 87 | - | - | - | PE1_T1OUT | IOZ | I | Z | PE port bit1; Or 8051 timer 1 overflow output signal |
| 88 | - | - | - | PE2_T2OUT | IOZ | I | Z | PE port bit2; Or 8051 timer 2 overflow output signal |
| 89 | - | - | - | PE3_RXD0OUT | IOZ | I | Z | PE port bit3; Or high effective signal from 8051UART0 |
| 90 | - | - | - | PE4_RXD1OUT | IOZ | I | Z | PE port bit4; Or high effective signal from 8051UART1 |
| 91 | - | - | - | PE5_INT6 | IOZ | I | Z | PE port bit6; Or 8051 external interrupt input signal |
| 92 | - | - | - | PE6_T2EX | IOZ | I | Z | PE port bit6; Or the high effective signal input to 8051 timer 2 is used to overload timer 2. Only when EXEN2 is set to be effective can T2EX be effective |
| 93 | - | - | - | PE7_PIFADR8 | IOZ | I | Z | PE port bit7; Or PIF address output bit8 |
| 3 | 8 | 1 | 1A | RDY0_SLRD | I | NA | NA | PIF mode ready state input 0; Or FIFO mode input read signal |
| 4 | 9 | 2 | 1B | RDY1_SLWR | I | NA | NA | PIF mode ready state input 1; Or FIFO mode input write signal |
| 5 | - | - | - | RDY2 | I | NA | NA | PIF ready input 2 |

| | | | | | | | | |
|----|----|----|----|------------|-----|----|----|---|
| 6 | - | - | - | RDY3 | I | NA | NA | PIF ready input 3 |
| 7 | - | - | - | RSY4 | I | NA | NA | PIF ready input 4 |
| 8 | - | - | - | RDY5 | I | NA | NA | PIF ready input 5 |
| 54 | 36 | 29 | 7H | CTL0_FLAGA | OZ | H | L | PIF control output 0; Or FIFO flag A |
| 55 | 37 | 30 | 7G | CTL1_FLAGB | OZ | H | L | PIF control output 1; Or FIFO flag B |
| 56 | 38 | 31 | 8H | CTL2_FLAGC | OZ | H | L | PIF control output 2; Or FIFO flag C |
| 51 | - | - | - | CTL3 | OZ | H | L | PIF control output 3 |
| 52 | - | - | - | CTL4 | O | H | L | PIF control output 4 |
| 76 | - | - | - | CTL5 | O | H | L | PIF control output 5 |
| 26 | 20 | 13 | 2G | IFCLK | IOZ | Z | Z | Interface clock |
| 22 | - | - | - | INT4 | I | NA | NA | 8051 external interrupt input edge and high effective |
| 84 | - | - | - | INT5# | I | NA | NA | 8051 external interrupt input edge and low valid |
| 25 | - | - | - | T2 | I | NA | NA | 8051 timer 2 count input |
| 24 | - | - | - | T1 | I | NA | NA | 8051 timer 1 count input |
| 23 | - | - | - | T0 | I | NA | NA | 8051 timer 0 count input |
| 43 | | | | RXD1 | I | NA | NA | 8051 UART1 data input |
| 42 | - | - | - | TXD1 | O | H | L | 8051 UART1 data output |
| 41 | - | - | - | RXD0 | I | NA | NA | 8051 UART0 data input |
| 40 | - | - | - | TXD0 | O | H | L | 8051 UART0 data output |
| 32 | - | - | - | WR# | O | H | L | External memory write output signal |

| | | | | | | | | |
|----|----|----|----|----------|-------|----|----|---|
| 31 | - | - | - | RD# | O | H | L | External memory read output signal |
| 27 | 21 | 14 | 2H | RESERVED | I | NA | NA | The reserved pin must be connected to GND |
| 79 | 51 | 44 | 7B | WAKEUP | I | NA | NA | USB wake-up input |
| 29 | 22 | 15 | 3F | SCL | OD | Z | Z | I2C interface clock |
| 30 | 23 | 16 | 3G | SDA | OD | Z | Z | I2C interface data |
| 1 | 6 | 55 | 5A | VCC | Power | NA | NA | Digital VCC |
| 20 | 18 | 11 | 1G | VCC | Power | NA | NA | Digital VCC |
| 33 | 24 | 17 | 7E | VCC | Power | NA | NA | Digital VCC |
| 38 | - | - | - | VCC | Power | NA | NA | Digital VCC |
| 49 | 34 | 27 | 8E | VCC | Power | NA | NA | Digital VCC |
| 53 | - | - | - | VCC | Power | NA | NA | Digital VCC |
| 66 | 39 | 32 | 5C | VCC | Power | NA | NA | Digital VCC |
| 78 | 50 | 43 | 5B | VCC | Power | NA | NA | Digital VCC |
| 85 | - | - | - | VCC | Power | NA | NA | Digital VCC |
| 2 | 7 | 56 | 4B | GND | Power | NA | NA | Digital GND |
| 21 | 19 | 12 | 1H | GND | Power | NA | NA | Digital GND |
| 39 | - | - | - | GND | Power | NA | NA | Digital GND |
| 48 | 33 | 26 | 7D | GND | Power | NA | NA | Digital GND |
| 50 | 35 | 28 | 8D | GND | Power | NA | NA | Digital GND |
| 65 | - | - | - | GND | Power | NA | NA | Digital GND |

| | | | | | | | | |
|----|----|----|----|-----|-------|----|----|-----------------------------|
| 75 | 48 | 41 | 4C | GND | Power | NA | NA | Digital GND |
| 94 | - | - | - | GND | Power | NA | NA | Digital GND |
| 99 | 4 | 53 | 4A | GND | Power | NA | NA | Digital GND |
| 13 | - | - | - | NC | NA | NA | NA | Not connected, keep hanging |
| 14 | | | | NC | NA | NA | NA | Not connected, keep hanging |
| 15 | - | - | - | NC | NA | NA | NA | Not connected, keep hanging |

Pin Description

Note: I -- Input; O -- Output; Z -- Tristate; OD -- Open Drain; NA – Not Applicable.

Electrical Characteristics

| Symbol | Describe | Min | Max | unit |
|-----------------|--|------|------|------|
| T _S | Storage temperature | -65 | 150 | °C |
| T _A | Operating temperature (commercial grade) | 0 | 70 | °C |
| | Operating temperature (industrial grade) | -40 | 105 | °C |
| VCC | VCC to GND voltage | -0.5 | 4.0 | V |
| VIO | Any IO input voltage | -0.5 | 5.25 | V |
| I _{IO} | Maximum output current of any IO | | 10 | mA |
| ESD | Static discharge voltage | 2000 | | V |
| PD | Dissipation Power | | 300 | mW |

Recommended Operating Conditions

| Symbol | Describe | Min | Max | unit |
|----------------|--|---------------------------------|-----|------|
| T _A | Operating temperature (commercial grade) | 0 | 70 | °C |
| | Operating temperature (industrial grade) | -40 | 105 | °C |
| VCC | Supply voltage | 3.0 | 3.6 | V |
| VGND | Ground voltage | 0 | 0 | V |
| FOSC | Crystal oscillator input frequency | 24 ± 100ppm, Parallel resonance | | MHz |

DC parameters

| Symbol | Describe | Condition | Min | Typ. | Max | Unit |
|--------------------|-------------------------------|--|------|------|------|------|
| VCC | Supply voltage | - | 3.0 | 3.3 | 3.6 | V |
| VCC rise | 0-3.3V | - | 200 | - | - | us |
| V _{IH} | Input high level voltage | - | 2.0 | - | 5.25 | V |
| V _{IL} | Input low level voltage | - | -0.5 | - | 0.8 | V |
| I _I | Input leakage current | 0 < V _{IN} < V _{CC} | - | - | 10 | uA |
| V _{OH} | Input high level voltage | V _{CC} =3.3V, I _{OUT} =4mA | 2.4 | 2.95 | - | V |
| V _{OL} | Input low level voltage | V _{CC} =3.3V, I _{SINK} =4mA | - | 0.12 | 0.4 | V |
| I _{SUSP} | Suspended power consumption | V _{CC} =3.3V, USB connect | - | 100 | 1000 | uA |
| I _{CC} | Supply current | V _{CC} =3.3V, 8051 running, High speed mode | - | 37 | 44 | mA |
| T _{RESET} | Effective power on reset time | V _{CC} =3.0V | 5.0 | - | - | ms |
| | Pin reset after power on | | 200 | - | - | us |

AC Parameters t_{IFCLK}

PIF synchronization signal




Figure 6. PIF synchronization signal timing diagram

PIF synchronization signal parameters (including internal IFCLK source)

| Parameter | Note | Min | Max | Typ | | Unit |
|---------------|--|-------|-----|-----|-----|------|
| | | | | Min | Max | |
| t_{IFCLK} | IFCLK cycle | 20.83 | | | | ns |
| t_{SRY} | from RDY _x to clock setup time | 8.9 | | | | ns |
| t_{RYH} | From clock setup to RDY _x time | 0 | | | | ns |
| t_{SGD} | From PIF data to clock setup time | 9.2 | | | | ns |
| t_{DAH} | PIF data retention time | 0 | | | | ns |
| t_{SGA} | Transmission delay from clock to PIF address | | 7.5 | | | ns |
| t_{XGD} | Transmission delay from clock to PIF data output | | 10 | | | ns |
| t_{XCTL} | Transmission delay from clock to CTL _x output | | 6.7 | | | ns |
| t_{IFCLKR} | IFCLK rise time | | | 900 | ps | |
| t_{IFCLKF} | IFCLK descent time | | | 900 | ps | |
| $t_{IFCLKOD}$ | IFCLK output duty cycle | | | 49 | 51 | % |
| t_{IFCLKJ} | IFCLK jitter (peak to peak) | | | 300 | ps | |

PIF synchronization signal parameters (including external IFCLK source)

| Parameter | Note | Min | Max | Unit |
|-------------|--|-------|------|------|
| t_{IFCLK} | IFCLK cycle | 20.83 | 200 | ns |
| t_{SRY} | from RDY _x to clock setup time | 2.9 | | ns |
| t_{RYH} | From clock setup to RDY _x time | 3.7 | | ns |
| t_{SGD} | From PIF data to clock setup time | 3.2 | | ns |
| t_{DAH} | PIF data retention time | 4.5 | | ns |
| t_{SGA} | Transmission delay from clock to PIF address | | 11.5 | ns |
| t_{XGD} | Transmission delay from clock to PIF data output | | 15 | ns |
| t_{XCTL} | Transmission delay from clock to CTL _x output | | 10.7 | ns |

Synchronous FIFO read




Figure 7. Synchronous FIFO read signal timing

Synchronous FIFO read signal timing (internal IFCLK source)

| Parameter | Note | Min | Max | Typ. | | Unit |
|---------------|--|-------|-----|------|-----|------|
| | | | | Min | Max | |
| t_{IFCLK} | IFCLK cycle | 20.83 | | | | ns |
| t_{SRD} | From SLRD to clock setup time | 18.7 | | | | ns |
| t_{RDH} | Hold time from clock to SLRD | 0 | | | | ns |
| t_{OEon} | From SLOE startup to FIFO data validity | | | 10.5 | | ns |
| t_{OEoff} | From XLOE off to FIFO data hold | | | 10.5 | | ns |
| t_{XFLG} | Transmission delay from clock to FLAG output | | | 9.5 | | ns |
| t_{XFDE} | Transmission delay from clock to FIFO output | | | 11 | | ns |
| t_{IFCLKR} | IFCLK rise time | | | | 900 | ps |
| t_{IFCLKF} | IFCLK descent time | | | | 900 | ps |
| $t_{IFCLKOD}$ | IFCLK output duty cycle | | | 49 | 51 | % |
| t_{IFCLKJ} | IFCLK jitter (peak to peak) | | | | 300 | ps |

Synchronous FIFO read signal timing (external IFCLK source)

| parameter | Note | Min | Max | Unit |
|-------------|---|-------|------|------|
| t_{IFCLK} | IFCLK cycle | 20.83 | 200 | ns |
| t_{SRD} | From SLRD to clock setup time | 12.7 | | ns |
| t_{RDH} | Hold time from clock to SLRD | 3.7 | | ns |
| t_{OEon} | From SLOE startup to FIFO data validity | | 10.5 | ns |
| t_{OEoff} | From SLOE off to FIFO data hold | | 10.5 | ns |
| t_{XFLG} | Transmission delay from clock to FLAGS output | | 13.5 | ns |
| t_{XFD} | Transmission delay from clock to FIFO output | | 15 | ns |

Synchronous FIFO writes




Figure 8. Synchronous FIFO write signal timing

Synchronous FIFO write signal timing (internal IFCLK source)

| Parameter | Note | Min | Max | Unit |
|-------------|---|-------|-----|------|
| t_{IFCLK} | IFCLK cycle | 20.83 | | ns |
| t_{SWR} | Time from SLWR to clock setup | 10.4 | | ns |
| t_{WRH} | Hold time from clock to SLWR | 0 | | ns |
| t_{SFD} | Time from FIFO data to clock setup | 9.2 | | ns |
| t_{FDH} | Hold time from clock to FIFO data | 0 | | ns |
| t_{XFLG} | Transmission delay from clock to FLAGS output | | 9.5 | ns |

Synchronous FIFO write signal timing (external IFCLK source)

| Parameter | Note | Min | Max | Unit |
|-------------|---|-------|------|------|
| t_{IFCLK} | IFCLK cycle | 20.83 | 200 | ns |
| t_{SWR} | Time from SLWR to clock setup | 12.1 | | ns |
| t_{WRH} | Hold time from clock to SLWR | 3.6 | | ns |
| t_{SFD} | Time from FIFO data to clock setup | 3.2 | | ns |
| t_{FDH} | Hold time from clock to FIFO data | 4.5 | | ns |
| t_{XFLG} | Transmission delay from clock to FLAGS output | | 13.5 | ns |

Asynchronous FIFO read




Figure 9. Asynchronous FIFO read signal timing

Asynchronous FIFO read signal timing

| Parameter | Note | Min | Max | Unit |
|-------------|--|-----|------|------|
| t_{RDpwl} | SLRD low pulse width | 50 | | ns |
| t_{RDpwh} | SLRD high pulse width | 50 | | ns |
| t_{XFLG} | Transmission delay from SLRD to FLAGS output | | 70 | ns |
| t_{XFD} | Transmission delay from SLRD to FIFO data output | | 15 | ns |
| t_{OEon} | From sloe startup to FIFO data validity | | 10.5 | ns |
| t_{OEoff} | From sloe off to FIFO data hold | | 10.5 | ns |

Asynchronous FIFO writes





Figure 10. Asynchronous FIFO write signal timing

Asynchronous FIFO write signal timing

| parameter | Note | Min | Max | Unit |
|-------------|--|-----|-----|------|
| t_{WRpwL} | SLWD low pulse width | 50 | | ns |
| t_{WRpwH} | SLWD high pulse width | 70 | | ns |
| t_{SFD} | Establishment time from SLWR to FIFO DATA | 10 | | ns |
| t_{FDH} | Hold time from FIFO data to SLWR | 10 | | ns |
| t_{XFD} | Transmission delay from SLWR to FLAGS output | | 70 | ns |

USB Parameter of Consistency

CBM9002A series is fully compatible with USB2.0 protocol standard (except low-speed LS) and USB IF compatibility test standard. The following is the USB2.0 compatibility high-speed eye diagram results obtained based on MSO804A oscilloscope platform of Shide Technology (formerly Agilent Technology) and standard USB2.0 test fixture. The report shows that CBM9002A series has fully passed the compatibility test of USB2.0 high speed (HS480Mbps) and full speed (FS12Mbps).




Trial 1: Eye Diagram


Figure 11. Eye diagram results of CBM9002A series USB2.0 high speed compatibility test

Package Outline Dimensions

LQFP100




| Symbol | Dimensions In Millimeters | | Dimensions In Inches | |
|--------|---------------------------|-------|----------------------|-------|
| | Min | Max | Min | Max |
| A | | 1.600 | | 0.063 |
| A1 | 0.050 | 0.150 | 0.002 | 0.006 |
| A2 | 1.350 | 1.450 | 0.053 | 0.057 |
| D | 21.80 | 22.20 | 0.858 | 0.874 |
| D1 | 19.90 | 20.10 | 0.783 | 0.791 |
| E | 15.80 | 16.20 | 0.622 | 0.638 |
| E1 | 13.90 | 14.10 | 0.547 | 0.555 |
| b | 0.220 | 0.380 | 0.009 | 0.015 |
| c | | 0.200 | | 0.008 |
| L | 0.450 | 0.750 | 0.018 | 0.030 |
| e | 0.650 BSC | | 0.026 BSC | |
| θ | 0° | 7° | 0° | 7° |

SSOP56



| Symbol | Dimensions In Millimeters | | Dimensions In Inches | |
|--------|---------------------------|--------|----------------------|-------|
| | Min | Max | Min | Max |
| A | 2.438 | 2.794 | 0.096 | 0.110 |
| A1 | 0.203 | 0.406 | 0.008 | 0.016 |
| A2 | 2.235 | 2.337 | 0.088 | 0.092 |
| D | 18.288 | 18.542 | 0.720 | 0.730 |
| E | 10.033 | 10.668 | 0.395 | 0.420 |
| E1 | 7.417 | 7.595 | 0.292 | 0.299 |
| c | 0.127 | 0.254 | 0.005 | 0.010 |
| b | 0.203 | 0.343 | 0.008 | 0.014 |
| L | 0.610 | 1.016 | 0.024 | 0.040 |
| e | 0.635 BSC | | 0.025 BSC | |
| θ | 0° | 8° | 0° | 8° |

QFN56



| Symbol | Dimensions In Millimeters | | Dimensions In Inches | |
|--------|---------------------------|-------|----------------------|-------|
| | Min | Max | Min | Max |
| A | 0.800 | 0.900 | 0.031 | 0.035 |
| A1 | 0.000 | 0.050 | 0.000 | 0.002 |
| A3 | 0.203 REF | | 0.008 REF | |
| D | 7.900 | 8.100 | 0.311 | 0.319 |
| E | 7.900 | 8.100 | 0.311 | 0.319 |
| D1 | 4.400 | 4.600 | 0.173 | 0.181 |
| E1 | 5.100 | 5.300 | 0.201 | 0.209 |
| b | 0.200 | 0.300 | 0.008 | 0.012 |
| e | 0.500 BSC | | 0.020 BSC | |
| k | 1.350 REF | | 0.053 REF | |
| k1 | 1.000 REF | | 0.039 REF | |
| L | 0.300 | 0.500 | 0.012 | 0.020 |

VFBGA56



Package/Ordering Information

| Product | Ordering number | Temperature range | Package description | Making information | Transpot media,quantily |
|----------------|-----------------|-------------------|---------------------|--------------------|-------------------------|
| CBM9002 | CBM9002A-56ISG | -40°C~105°C | SSOP-56 | CBM9002A | Tube,390 |
| | CBM9002A-56SCG | -40°C~105°C | SSOP-56 | CBM9002A | Tube,390 |
| CBM9002 | CBM9002A-56IBG | -40°C~105°C | BGA-56 | CBM9002A | Reel,2500 |
| | CBM9002A-56BCG | -40°C~105°C | BGA-56 | CBM9002A | Reel,2500 |
| CBM9002 | CBM9002A-56ILG | -40°C~105°C | QFN-56 | CBM9002A | Tray,2500 |
| | CBM9002A-56LCG | -40°C~105°C | QFN-56 | CBM9002A | Tray,2500 |
| CBM9002 | CBM9002A-100TIG | -40°C~105°C | TQFP-100 | CBM9002A | Tray,720 |
| | CBM9002A-100TCG | -40°C~105°C | TQFP-100 | CBM9002A | Tray,720 |