#### www.DataSheet

## **BUK9MJJ-55PTT**

# Dual TrenchPLUS logic level FET Rev. 01 — 14 May 2009

**Product data sheet** 

#### **Product profile** 1.

#### 1.1 General description

Dual N-channel enhancement mode field-effect power transistor in SO20. Device is manufactured using NXP High-Performance (HPA) TrenchPLUS technology, featuring very low on-state resistance, integrated current sensing transistors and over temperature protection diodes.

#### 1.2 Features and benefits

Integrated current sensors

Integrated temperature sensors

#### 1.3 Applications

- Lamp switching
- Motor drive systems

- Power distribution
- Solenoid drivers

#### 1.4 Quick reference data

Table 1. **Quick reference** 


Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Static ch	aracteristics, FET1 a	nd FET2				
R <sub>DSon</sub>	drain-source on-state resistance	$V_{GS} = 5 \text{ V}; I_D = 10 \text{ A};$ $T_j = 25 \text{ °C}; \text{ see } \frac{\text{Figure 16}}{\text{Figure 17}};$	-	13	15	mΩ
I <sub>D</sub> /I <sub>sense</sub>	ratio of drain current to sense current	$T_j = 25$ °C; $V_{GS} = 5$ V; see Figure 18	5850	6500	7150	A/A
V <sub>(BR)DSS</sub>	drain-source breakdown voltage	$T_j = 25  ^{\circ}\text{C};  V_{GS} = 0  \text{V};$ $I_D = 250  \mu\text{A}$	55	-	-	V




#### **Pinning information** 2.

**Pinning information** Table 2.

Table 2. Filling		illioilliation	
Pin	Symbol	Description	Simplified outline
1	G1	gate 1	
2	IS1	current sense 1	20 
3	D1	drain 1	
4	A1	anode 1	
5	C1	cathode 1	
6	G2	gate 2	1
7	IS2	current sense 2	SOT163-1
8	D2	drain 2	(SO20)
9	A2	anode 2	
10	C2	cathode 2	
11	D2	drain 2	
12	KS2	Kelvin source 2	
13	S2	source 2	
14	S2	source 2	
15	D2	drain 2	
16	D1	drain 1	
17	KS1	Kelvin source 1	
18	S1	source 1	
19	S1	source 1	
20	D1	drain 1	





#### **Ordering information** 3.

#### **Ordering information** Table 3.

Type number	Package		
	Name	Description	Version
BUK9MJJ-55PTT	SO20	plastic small outline package; 20 leads; body width 7.5 mm	SOT163-1

## 4. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

T <sub>stg</sub> storage temperature	Symbol	Parameter	Conditions		Min	Max	Unit
$\begin{array}{c} V_{DGR} & drain-gate \ voltage \\ V_{GS} & gate-source \ voltage \\ I_D & drain \ current \\ I_D & drain \ current \\ I_{Sp} = 25 \ ^{\circ}\text{C}; \ V_{GS} = 5 \ V; \ see \ \underline{Figure \ 3}; \ see \ \underline{Figure \ 2}; \ \ [1] 2] \ - & 12.9 \ A \\ \hline I_{DM} & peak \ drain \ current \\ I_{Sp} = 100 \ ^{\circ}\text{C}; \ V_{GS} = 5 \ V; \ see \ \underline{Figure \ 2}; \ \ [1] 2] \ - & 8.1 \ A \\ \hline I_{DM} & peak \ drain \ current \\ I_{Sp} = 25 \ ^{\circ}\text{C}; \ V_{GS} = 5 \ V; \ see \ \underline{Figure \ 2}; \ \ [1] 2] \ - & 8.1 \ A \\ \hline I_{DM} & peak \ drain \ current \\ I_{Sp} = 25 \ ^{\circ}\text{C}; \ t_{p} \le 10 \ \mu s; \ pulsed; \ see \ \underline{Figure \ 3} \\ I_{Sp} = 25 \ ^{\circ}\text{C}; \ t_{p} \le 10 \ \mu s; \ pulsed; \ see \ \underline{Figure \ 3} \\ I_{Sp} = 25 \ ^{\circ}\text{C}; \ t_{p} \le 10 \ \mu s; \ pulsed; \ see \ \underline{Figure \ 3} \\ I_{Sp} = 25 \ ^{\circ}\text{C}; \ t_{p} \le 10 \ \mu s; \ pulsed; \ see \ \underline{Figure \ 3} \\ I_{Sp} = 25 \ ^{\circ}\text{C}; \ t_{p} \le 10 \ \mu s; \ pulsed; \ see \ \underline{Figure \ 3} \\ I_{Sp} = 25 \ ^{\circ}\text{C}; \ t_{p} \le 10 \ \mu s; \ pulsed; \ r_{p} \ge 25 \ ^{\circ}\text{C}; \ t_{p} \le 10 \ \mu s; \ pulsed; \ r_{p} \ge 10 \ \mu s; \ pulsed; \ r_{p} \ge 10 \ \mu s; \ pulsed; \ r_{p} \ge 10 \ \mu s; \ pulsed; \ r_{p} \ge 10 \ \mu s; \ pulsed; \ r_{p} \ge 10 \ \mu s; \ pulsed; \ r_{p} \ge 10 \ \mu s; \ pulsed; \ r_{p} \ge 10 \ \mu s; \ pulsed; \ r_{p} \ge 10 \ ^{\circ}\text{C}; \ r_{p}$	Limiting Val	ues, FET1 and FET2					
$\begin{array}{c} V_{GS} & \text{gate-source voltage} \\ I_D & \text{drain current} \\ & T_{sp} = 25 \text{ °C; } V_{GS} = 5 \text{ V; see } \underline{\text{Figure 3; see }} \underline{\text{Figure 2;}} & \text{[1][2]} & - & 12.9 & \text{A} \\ \hline T_{sp} = 100 \text{ °C; } V_{GS} = 5 \text{ V; see } \underline{\text{Figure 2;}} & \text{[1][2]} & - & 8.1 & \text{A} \\ \hline I_{DM} & \text{peak drain current} & T_{sp} = 25 \text{ °C; } t_p \leq 10 \text{ µs; pulsed; see } \underline{\text{Figure 3}} & - & 230 & \text{A} \\ \hline P_{tot} & \text{total power dissipation} & T_{sp} = 25 \text{ °C; } t_p \leq 10 \text{ µs; pulsed; see } \underline{\text{Figure 3}} & - & 4.5 & \text{W} \\ \hline T_{stg} & \text{storage temperature} & -55 & 150 & \text{°C} \\ \hline T_j & \text{junction temperature} & -55 & 150 & \text{°C} \\ \hline T_j & \text{junction temperature} & -55 & 150 & \text{°C} \\ \hline V_{isol(FET-TSD)} & \text{FET to temperature} & -55 & 150 & \text{°C} \\ \hline Source-drain diode, FET1 and FET2 \\ \hline I_S & \text{source current} & T_{sp} = 25 \text{ °C;} & [2][1] & - & 6.5 & \text{A} \\ \hline I_{SM} & \text{peak source current} & t_p \leq 10 \text{ µs; pulsed; } T_{sp} = 25 \text{ °C} & - & 230 & \text{A} \\ \hline Avalanche ruggedness, FET1 and FET2 \\ \hline E_{DS(AL)S} & \text{non-repetitive} & I_D = 12.9 \text{ A; } V_{sup} \leq 55 \text{ V; } V_{GS} = 5 \text{ V; } T_{j(init)} = 25 \text{ °C;} & [3][4] & - & 527 & \text{m.} \\ \hline S_1 & \text{source avalanche} & \text{energy} \\ \hline Electrostatic discharge, FET1 and FET2} \\ \hline V_{ESD} & \text{electrostatic discharge} & \text{HBM; } C = 100 \text{ pF; } R = 1.5 \text{ k}\Omega; \text{ pins 3, 16 and 20 to} & - & 4 & \text{kV} \\ \hline \text{pins 1, 2, 17, 18 and 19 shorted} \\ \hline \end{array}$	V <sub>DS</sub>	drain-source voltage	25 °C < T <sub>j</sub> < 150 °C		-	55	V
	$V_{DGR}$	drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega; 25 \text{ °C} < T_j < 150 \text{ °C}$		-	55	V
$T_{sp} = 100 \text{ °C; V}_{GS} = 5 \text{ V; see } \underline{Figure 2}; \qquad [1][2] - 8.1  A$ $I_{DM} \qquad \text{peak drain current} \qquad T_{sp} = 25 \text{ °C; t}_p \le 10 \text{ µs; pulsed; see } \underline{Figure 3} \qquad - 230  A$ $P_{tot} \qquad \text{total power dissipation} \qquad T_{sp} = 25 \text{ °C; see } \underline{Figure 1} \qquad - 4.5  W$ $T_{stg} \qquad \text{storage temperature} \qquad -55  150  ^{\circ}\text{C}; \qquad -55 $	$V_{GS}$	gate-source voltage			-15	15	V
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$I_D$	drain current	$T_{sp} = 25 ^{\circ}\text{C}$ ; $V_{GS} = 5 ^{\circ}\text{V}$ ; see Figure 3; see Figure 2;	[1][2]	-	12.9	Α
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$			$T_{sp} = 100 ^{\circ}\text{C};  V_{GS} = 5  \text{V};  \text{see}  \frac{\text{Figure 2}}{\text{Sign}};$	[1][2]	-	8.1	Α
$T_{stg} \qquad \text{storage temperature} \qquad \qquad -55 \qquad 150  ^{\circ}\text{C}$ $T_{j} \qquad \text{junction temperature} \qquad \qquad -55 \qquad 150  ^{\circ}\text{C}$ $V_{isol(FET-TSD)} \qquad \text{FET to temperature} \qquad \qquad -100  \text{V}$ $sense diode isolation voltage$ $Source-drain diode, FET1 \text{ and FET2}$ $I_{S} \qquad \text{source current} \qquad T_{sp} = 25  ^{\circ}\text{C}; \qquad \qquad \boxed{[2][1]}  - \qquad 6.5  \text{A}$ $I_{SM} \qquad \text{peak source current} \qquad t_{p} \leq 10  \mu \text{s; pulsed; } T_{sp} = 25  ^{\circ}\text{C} \qquad \qquad - \qquad 230  \text{A}$ $Avalanche ruggedness, FET1 \text{ and FET2}$ $E_{DS(AL)S} \qquad \text{non-repetitive} \qquad I_{D} = 12.9  \text{A; } V_{sup} \leq 55  \text{V; } V_{GS} = 5  \text{V; } T_{j(init)} = 25  ^{\circ}\text{C}; \qquad \boxed{[3][4]}  - \qquad 527  \text{m.}$ $drain-source avalanche energy$ $Electrostatic discharge, FET1 \text{ and FET2}$ $V_{ESD} \qquad \text{electrostatic discharge} \qquad \text{HBM; } C = 100  \text{pF; } R = 1.5  \text{k}\Omega; \text{pins 3, 16 and 20 to pins 1, 2, 17, 18 and 19 shorted}$	I <sub>DM</sub>	peak drain current	$T_{sp} = 25 \text{ °C}; t_p \le 10 \mu\text{s}; \text{ pulsed}; \text{ see } \frac{\text{Figure 3}}{}$		-	230	Α
$T_{j}  \text{junction temperature} \qquad \qquad -55  150  ^{\circ}\text{C}$ $V_{isol(FET-TSD)}  \text{FET to temperature}  \qquad -100  \text{V}$ $\text{sense diode isolation}  \text{voltage}$ $\textbf{Source-drain diode, FET1 and FET2}$ $I_{S}  \text{source current}  T_{sp} = 25  ^{\circ}\text{C}; \qquad [2][1]  -6.5  \text{A}$ $I_{SM}  \text{peak source current}  t_{p} \leq 10  \mu \text{s; pulsed; } T_{sp} = 25  ^{\circ}\text{C} \qquad -230  \text{A}$ $\textbf{Avalanche ruggedness, FET1 and FET2}$ $\textbf{E}_{DS(AL)S}  \text{non-repetitive}  \text{drain-source avalanche energy}  I_{D} = 12.9  \text{A; } V_{sup} \leq 55  \text{V; } V_{GS} = 5  \text{V; } T_{j(init)} = 25  ^{\circ}\text{C};  [3][4]  -527  \text{modeling}$ $\textbf{Electrostatic discharge, FET1 and FET2}$ $\textbf{V}_{ESD}  \text{electrostatic discharge}  \text{HBM; } C = 100  \text{pF; } R = 1.5  \text{k}\Omega; \text{ pins 3, 16 and 20 to pins 1, 2, 17, 18 and 19 shorted}$	P <sub>tot</sub>	total power dissipation	T <sub>sp</sub> = 25 °C; see <u>Figure 1</u>		-	4.5	W
$V_{isol(FET-TSD)}$ FET to temperature sense diode isolation voltage  Source-drain diode, FET1 and FET2  Is source current $T_{sp} = 25$ °C; [2][1] - 6.5 A  IsM peak source current $t_p \le 10$ μs; pulsed; $T_{sp} = 25$ °C - 230 A  Avalanche ruggedness, FET1 and FET2  EDS(AL)S non-repetitive drain-source avalanche energy  ID = 12.9 A; $V_{sup} \le 55$ V; $V_{GS} = 5$ V; $T_{j(init)} = 25$ °C; [3][4] - 527 modular energy  Electrostatic discharge, FET1 and FET2  VESD electrostatic discharge voltage HBM; C = 100 pF; R = 1.5 kΩ; pins 3, 16 and 20 to pins 1, 2, 17, 18 and 19 shorted	T <sub>stg</sub>	storage temperature			-55	150	°C
sense diode isolation voltage   Source-drain diode, FET1 and FET2   Is source current $T_{sp} = 25 ^{\circ}\text{C}$ ; [2][1] - 6.5 A   Is peak source current $t_p \le 10  \mu\text{s}$ ; pulsed; $T_{sp} = 25 ^{\circ}\text{C}$ - 230 A   Avalanche ruggedness, FET1 and FET2   EDS(AL)S non-repetitive drain-source avalanche energy    Electrostatic discharge, FET1 and FET2  Electrostatic discharge, FET1 and FET2  VESD electrostatic discharge voltage    HBM; C = 100 pF; R = 1.5 k $\Omega$ ; pins 3, 16 and 20 to pins 1, 2, 17, 18 and 19 shorted	T <sub>j</sub>	junction temperature			-55	150	°C
I <sub>S</sub> source current $T_{sp} = 25$ °C; [2][1] - 6.5 A l <sub>SM</sub> peak source current $t_p \le 10$ μs; pulsed; $T_{sp} = 25$ °C - 230 A Avalanche ruggedness, FET1 and FET2  E <sub>DS(AL)S</sub> non-repetitive drain-source avalanche energy  I <sub>D</sub> = 12.9 A; $V_{sup} \le 55$ V; $V_{GS} = 5$ V; $T_{j(init)} = 25$ °C; [3][4] - 527 modes avalanche energy  Electrostatic discharge, FET1 and FET2  V <sub>ESD</sub> electrostatic discharge voltage  HBM; C = 100 pF; R = 1.5 kΩ; pins 3, 16 and 20 to pins 1, 2, 17, 18 and 19 shorted	V <sub>isol(FET-TSD)</sub>	sense diode isolation			-	100	V
I <sub>SM</sub> peak source current $t_p ≤ 10 \ \mu s$ ; pulsed; $T_{sp} = 25 \ ^{\circ}C$ - 230 A Avalanche ruggedness, FET1 and FET2  E <sub>DS(AL)S</sub> non-repetitive drain-source avalanche energy  I <sub>D</sub> = 12.9 A; V <sub>sup</sub> ≤ 55 V; V <sub>GS</sub> = 5 V; T <sub>j(init)</sub> = 25 $^{\circ}C$ ; [3][4] - 527 modelian-source avalanche energy  Electrostatic discharge, FET1 and FET2  V <sub>ESD</sub> electrostatic discharge voltage  HBM; C = 100 pF; R = 1.5 kΩ; pins 3, 16 and 20 to pins 1, 2, 17, 18 and 19 shorted	Source-drai	n diode, FET1 and FET2	2				
Avalanche ruggedness, FET1 and FET2 $E_{DS(AL)S}  \begin{array}{l} \text{non-repetitive} \\ \text{drain-source avalanche} \\ \text{energy} \end{array}  \begin{array}{l} I_D = 12.9 \text{ A; } V_{sup} \leq 55 \text{ V; } V_{GS} = 5 \text{ V; } T_{j(init)} = 25 \text{ °C; } \\ \text{[3][4]} \\ \text{[5]} \end{array}  \begin{array}{l} 527 \\ \text{model} \\ \text{[5]} \end{array}$ $Electrostatic \ discharge, FET1 \ and FET2$ $V_{ESD}  \begin{array}{l} \text{electrostatic discharge} \\ \text{electrostatic discharge} \\ \text{voltage} \end{array}  \begin{array}{l} \text{HBM; } C = 100 \text{ pF; } R = 1.5 \text{ k}\Omega; \text{ pins } 3, 16 \text{ and } 20 \text{ to} \\ \text{pins } 1, 2, 17, 18 \text{ and } 19 \text{ shorted} \end{array}  \begin{array}{l} 4 \\ \text{kV} \end{array}$	Is	source current	$T_{sp} = 25 ^{\circ}\text{C};$	[2][1]	-	6.5	Α
E <sub>DS(AL)S</sub> non-repetitive drain-source avalanche energy $I_D = 12.9 \text{ A}$ ; $V_{sup} \le 55 \text{ V}$ ; $V_{GS} = 5 \text{ V}$ ; $V_{ginit} = 25 \text{ °C}$ ; [3][4] - 527 m. Source avalanche energy $I_D = 12.9 \text{ A}$ ; $V_{sup} \le 55 \text{ V}$ ; $V_{GS} = 5 \text{ V}$ ; $V_{ginit} = 25 \text{ °C}$ ; [3][4] - 527 m. Source avalanche energy $I_D = 12.9 \text{ A}$ ; $I_D = 12.9 $	I <sub>SM</sub>	peak source current	$t_p \le 10 \ \mu s$ ; pulsed; $T_{sp} = 25 \ ^{\circ}C$		-	230	Α
drain-source avalanche unclamped; see Figure 4; energy  Electrostatic discharge, FET1 and FET2  V <sub>ESD</sub> electrostatic discharge voltage HBM; C = 100 pF; R = 1.5 kΩ; pins 3, 16 and 20 to pins 1, 2, 17, 18 and 19 shorted	Avalanche r	uggedness, FET1 and F	ET2				
$V_{ESD}$ electrostatic discharge voltage HBM; C = 100 pF; R = 1.5 kΩ; pins 3, 16 and 20 to pins 1, 2, 17, 18 and 19 shorted	E <sub>DS(AL)S</sub>	drain-source avalanche			-	527	mJ
voltage pins 1, 2, 17, 18 and 19 shorted	Electrostatic discharge, FET1 and FET2						
HBM; C = 100 pF; R = 1.5 kΩ; pins 8, 11 and 15 to - 4 kV	$V_{ESD}$	•			-	4	kV
pins 6, 7, 12,13 and 14 shorted					-	4	kV
HBM; C = 100 pF; R = 1.5 kΩ; all pins - 0.15 kV			HBM; C = 100 pF; R = 1.5 k $\Omega$ ; all pins		-	0.15	kV


<sup>[1]</sup> Single device conducting.

<sup>[2]</sup> Current is limited by chip power dissipation rating.

<sup>[3]</sup> Single-pulse avalanche rating limited by maximum junction temperature of 150 °C.


<sup>[4]</sup> Repetitive rating defined in avalanche rating figure.

<sup>[5]</sup> Refer to application note AN10273 for further information.




$$P_{der} = \frac{P_{tot}}{P_{tot(25^{\circ}C)}} \times 100\%$$

Normalized total power dissipation as a function of solder point temperature, FET1 and FET2




 $V_{GS} \ge 5V$ 

Fig 2. Continuous drain current as a function of solder point temperature, FET1 and FET2



 $T_{sp} = 25 \,^{\circ}C; I_{DM}$  is single pulse

Safe operating area; continuous and peak drain currents as a function of drain-source voltage, FET1 and Fig 3. FET2



(1) Single-pulse;  $T_i = 25 \,^{\circ}C$ .

10<sup>-1</sup>

10<sup>-3</sup>

10<sup>-2</sup>

t<sub>AL</sub> (ms) 10


- (2) Single-pulse;  $T_j = 150 \,^{\circ}C$ .
  - (3) Repetitive.

Fig 4. Single-pulse and repetitive avalanche rating; avalanche current as a function of avalanche time, FET1 and FET2

## 5. Thermal characteristics


Table 5. Thermal characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
R <sub>th(j-sp)</sub>	R <sub>th(j-sp)</sub> thermal resistance from	FET1	-	-	28	K/W
	junction to solder point	FET2	-	-	28	K/W
R <sub>th(j-a)</sub> thermal resistance from junction to ambient	mounted on a printed-circuit board; Both channels conducting; zero heat sink area; see Figure 5; see Figure 6	-	73	-	K/W	
		mounted on a printed-circuit board; Both channels conducting; 200 mm <sup>2</sup> copper heat sink area; see Figure 5; see Figure 7	-	60	-	K/W
	mounted on a printed-circuit board; Both channels conducting; 400 mm <sup>2</sup> copper heat sink area; see Figure 5; see Figure 8	-	51	-	K/W	
		mounted on a printed-circuit board; One channel conducting; zero heat sink area; see Figure 5; see Figure 6	-	105	-	K/W
		mounted on a printed-circuit board; One channel conducting; 200 mm <sup>2</sup> copper heat sink area; see Figure 5; see Figure 7	-	90	-	K/W
		mounted on a printed-circuit board; One channel conducting; 400 mm <sup>2</sup> copper heat sink area; see Figure 5; see Figure 8	-	78	-	K/W



- (1) One channel conducting dissipating 500mW.
- (2) Both channels conducting each dissipating 500mW. Zero air flow

Thermal resistance from junction to ambient as a function of printed-circuit board (PCB) heat sink area



PCB used for thermal tests; zero heat sink area




Fig 7. PCB used for thermal tests; heat sink area 200 mm<sup>2</sup>





Fig 8. PCB used for thermal tests; heat sink area 400 mm<sup>2</sup>



### 6. Characteristics

used for thermal tests; heat sink area 400mm<sup>2</sup>)

Table 6. Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Static cha	racteristics, FET1 and F	ET2				
V <sub>(BR)DSS</sub>	drain-source	$I_D = 250 \mu A; V_{GS} = 0 V; T_j = 25 °C$	55	-	-	V
	breakdown voltage	$I_D = 250 \mu A; V_{GS} = 0 V; T_j = -55 °C$	50	-	-	V
V <sub>GS(th)</sub>	gate-source threshold voltage	$I_D = 1$ mA; $V_{DS} = V_{GS}$ ; $T_j = 25$ °C; see Figure 14; see Figure 15	1	1.5	2	V
		$I_D = 1$ mA; $V_{DS} = V_{GS}$ ; $T_j = 150$ °C; see Figure 14; see Figure 15	0.5	-	-	V
		$I_D$ = 1 mA; $V_{DS}$ = $V_{GS}$ ; $T_j$ = -55 °C; see <u>Figure 14</u> ; see <u>Figure 15</u>	-	-	2.3	V
I <sub>DSS</sub>	drain leakage current	$V_{DS} = 40 \text{ V}; V_{GS} = 0 \text{ V}; T_j = 25 \text{ °C}$	-	0.02	3	μΑ
		$V_{DS} = 40 \text{ V}; V_{GS} = 0 \text{ V}; T_j = 150 \text{ °C}$	-	-	125	μΑ
I <sub>GSS</sub>	gate leakage current	$V_{DS} = 0 \text{ V}; V_{GS} = 15 \text{ V}; T_j = 25 \text{ °C}$	-	2	300	nΑ
R <sub>DSon</sub>	drain-source on-state resistance	$V_{GS} = 5 \text{ V}$ ; $I_D = 10 \text{ A}$ ; $T_j = 25 \text{ °C}$ ; see Figure 16; see Figure 17	-	13	15	mΩ
		$V_{GS} = 5 \text{ V}; I_D = 10 \text{ A}; T_j = 150 °C; see Figure 16; see Figure 17$	-	-	27.6	mΩ
		$V_{GS} = 4.5 \text{ V}; I_D = 10 \text{ A}; T_j = 25 ^{\circ}\text{C}; \text{ see}$ Figure 16; see Figure 17	-	14.2	16.7	mΩ
		$V_{GS} = 10 \text{ V}$ ; $I_D = 10 \text{ A}$ ; $T_j = 25 \text{ °C}$ ; see Figure 16; see Figure 17	-	12.1	13.4	mΩ
I <sub>D</sub> /I <sub>sense</sub>	ratio of drain current to sense current	$T_j = 25$ °C; $V_{GS} = 5$ V; see <u>Figure 18</u>	5850	6500	7150	A/A
S <sub>F(TSD)</sub>	temperature sense diode temperature coefficient	$I_F = 250 \mu A; 25 \text{ °C} < T_j < 150 \text{ °C}; see  Figure 19$	-5.4	-5.7	-6	mV/K

Table 6. Characteristics ... continued

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{F(TSD)}$	temperature sense diode forward voltage	$I_F = 250 \mu A; T_j = 25 \text{ °C}; \text{ see } \underline{\text{Figure 19}}$	2.855	2.9	2.945	V
Dynamic	characteristics, FET1 ar	nd FET2				
Q <sub>G(tot)</sub>	total gate charge	$I_D = 10 \text{ A}$ ; $V_{DS} = 44 \text{ V}$ ; $V_{GS} = 5 \text{ V}$ ; see	-	33	-	nC
$Q_{GS}$	gate-source charge	Figure 20	-	6.7	-	nC
$Q_{GD}$	gate-drain charge		-	13.3	-	nC
C <sub>iss</sub>	input capacitance	$V_{GS} = 0 \text{ V}; V_{DS} = 25 \text{ V}; f = 1 \text{ MHz};$	-	2450	3267	pF
Coss	output capacitance	T <sub>j</sub> = 25 °C; see <u>Figure 21</u>	-	360	432	pF
C <sub>rss</sub>	reverse transfer capacitance		-	137	180	pF
t <sub>d(on)</sub>	turn-on delay time	$V_{DS} = 30 \text{ V}; R_L = 3 \Omega; V_{GS} = 5 \text{ V};$	-	35	-	ns
t <sub>r</sub>	rise time	$R_{G(ext)} = 10 \Omega$	-	70	-	ns
t <sub>d(off)</sub>	turn-off delay time		-	135	-	ns
t <sub>f</sub>	fall time		-	61	-	ns
L <sub>D</sub>	internal drain inductance	From pin to centre of die	-	0.85	-	nΗ
L <sub>S</sub>	internal source inductance	From source lead to source bonding pad	-	1.9	-	nΗ
Source-d	rain diode, FET1 and FE	T2				
$V_{SD}$	source-drain voltage	$I_S = 10 \text{ A}$ ; $V_{GS} = 0 \text{ V}$ ; $T_j = 25 \text{ °C}$ ; see Figure 22	-	0.85	1.2	V
t <sub>rr</sub>	reverse recovery time	$I_S = 5 \text{ A}$ ; $dI_S/dt = -100 \text{ A/}\mu\text{s}$ ; $V_{GS} = -10 \text{ V}$ ;	-	44	-	ns
Qr	recovered charge	$V_{DS} = 30 \text{ V}$	-	88	-	nC




Fig 10. Output characteristics: drain current as a function of drain-source voltage; typical values, FET1 and FET2






Fig 11. Drain-source on-state resistance as a function of gate-source voltage; typical values, FET1 and FET2




 $T_i = 25 \,^{\circ}C; V_{DS} = 25 \, V$ 

Fig 12. Forward transconductance as a function of drain current; typical values, FET1 and FET2




 $V_{DS} = 25 V$ 

Fig 13. Transfer characteristics; drain current as a function of gate-source voltage; typical values, **FET1 and FET2** 



 $T_j = 25 \,^{\circ}C; V_{DS} = V_{GS}$ 

Fig 14. Sub-threshold drain current as a function of gate-source voltage, FET1 and FET2



$$I_D = 1 \, mA; V_{DS} = V_{GS}$$

Fig 15. Gate-source threshold voltage as a function of junction temperature, FET1 and FET2




Fig 16. Drain-source on-state resistance as a function of drain current; typical values, FET1 and FET2





Fig 17. Normalized drain-source on-state resistance factor as a function of junction temperature, **FET1 and FET2** 



 $T_i = 25 \,^{\circ}C; I_D = 5A$ 

Fig 18. Ratio of drain current to sense current as a function of gate-source voltage; typical values, **FET1 and FET2** 






Fig 19. Temperature sense diode forward voltage as a function of junction temperature; typical values, FET1 and FET2






 $T_i = 25 \,^{\circ}C; I_D = 10A$ 

Fig 20. Gate-source voltage as a function of turn-on gate charge; typical values, FET1 and FET2



$$V_{GS} = 0V; f = 1MHz$$

Fig 21. Input, output and reverse transfer capacitances as a function of drain-source voltage; typical values, FET1 and FET2




 $V_{GS} = 0 V$ 

Fig 22. Source (diode forward) current as a function of source-drain (diode forward) voltage; typical values, FET1 and FET2

## 7. Package outline

#### SO20: plastic small outline package; 20 leads; body width 7.5 mm

SOT163-1



#### Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

0.014

0.009

0.49

0.29

OUTLINE		REFER	RENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE
SOT163-1	075E04	MS-013			<del>99-12-27</del> 03-02-19

0.394

0.016

Fig 23. Package outline SOT163-1

0.004

0.089



www.DataSheet4U.com

**Dual TrenchPLUS logic level FET** 

## 8. Revision history

#### Table 7. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
BUK9MJJ-55PTT_1	20090514	Product data sheet	-	-

## 9. Legal information

#### 9.1 Data sheet status

Document status [1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

#### 9.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

#### 9.3 Disclaimers

**General** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

#### 9.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

TrenchMOS — is a trademark of NXP B.V.

### 10. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

© NXP B.V. 2009. All rights reserved.

www.DataSheet411.com

## 11. Contents

Product profile
General description
Features and benefits
Applications
Quick reference data1
Pinning information
Ordering information
Limiting values
Thermal characteristics5
Characteristics
Package outline
Revision history13
Legal information14
Data sheet status
Definitions14
Disclaimers
Trademarks14
Contact information14

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.



All rights reserved.



founded by

Date of release: 14 May 2009