

**PowerMOS transistor
Logic level FET**
BUK552-60A/B**GENERAL DESCRIPTION**



N-channel enhancement mode logic level field-effect power transistor in a plastic envelope. The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in automotive and general purpose switching applications.

QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	MAX.	UNIT
V_{DS}	BUK552	-60A	-60B	V
I_D	Drain-source voltage	60	60	A
P_{tot}	Drain current (DC)	14	13	W
T_j	Total power dissipation	60	60	°C
$R_{DS(ON)}$	Junction temperature	175	175	Ω
	Drain-source on-state resistance; $V_{GS} = 5 \text{ V}$	0.15	0.18	

PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

PIN CONFIGURATION**SYMBOL****LIMITING VALUES**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.		UNIT
V_{DS}	Drain-source voltage	-		60		V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	60		V
$\pm V_{GS}$	Gate-source voltage	-		15		V
$\pm V_{GSM}$	Non-repetitive gate-source voltage	$t_p \leq 50 \mu\text{s}$	-	20		V
I_D	Drain current (DC)	$T_{mb} = 25^\circ\text{C}$	-	-60A	-60B	A
I_D	Drain current (DC)	$T_{mb} = 100^\circ\text{C}$	-	14	13	A
I_{DM}	Drain current (pulse peak value)	$T_{mb} = 25^\circ\text{C}$	-	10	9	A
I_{DM}		$T_{mb} = 56^\circ\text{C}$	-	56	52	A
P_{tot}	Total power dissipation	$T_{mb} = 25^\circ\text{C}$	-	60		W
T_{stg}	Storage temperature	-	-55	175		°C
T_j	Junction Temperature	-	-	175		°C

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th j-mb}$	Thermal resistance junction to mounting base		-	-	2.5	K/W
$R_{th j-a}$	Thermal resistance junction to ambient		-	60	-	K/W

**PowerMOS transistor
Logic level FET**

BUK552-60A/B

STATIC CHARACTERISTICS $T_{mb} = 25^\circ C$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT	
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0 V; I_D = 0.25 mA$	60	-	-	V	
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1 mA$	1.0	1.5	2.0	V	
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 60 V; V_{GS} = 0 V; T_j = 25^\circ C$	-	1	10	μA	
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 60 V; V_{GS} = 0 V; T_j = 125^\circ C$	-	0.1	1.0	mA	
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 15 V; V_{DS} = 0 V$	-	10	100	nA	
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 5 V; I_D = 8.5 A$	BUK552-60A	-	0.12	0.15	Ω
			BUK552-60B	-	0.15	0.18	Ω

DYNAMIC CHARACTERISTICS $T_{mb} = 25^\circ C$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25 V; I_D = 8.5 A$	5	6.7	-	S
C_{iss}	Input capacitance	$V_{GS} = 0 V; V_{DS} = 25 V; f = 1 MHz$	-	400	600	pF
C_{oss}	Output capacitance		-	150	200	pF
C_{rss}	Feedback capacitance		-	65	100	pF
$t_{d(on)}$	Turn-on delay time	$V_{DD} = 30 V; I_D = 3 A;$	-	12	18	ns
t_r	Turn-on rise time	$V_{GS} = 5 V; R_{GS} = 50 \Omega;$	-	60	80	ns
$t_{d(off)}$	Turn-off delay time	$R_{gen} = 50 \Omega$	-	50	70	ns
t_f	Turn-off fall time		-	45	70	ns
L_d	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS $T_{mb} = 25^\circ C$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	14	A
I_{DRM}	Pulsed reverse drain current	-	-	-	56	A
V_{SD}	Diode forward voltage	$I_F = 14 A; V_{GS} = 0 V$	-	1.3	1.7	V
t_{rr}	Reverse recovery time	$I_F = 14 A; -dI_F/dt = 100 A/\mu s;$	-	60	-	ns
Q_{rr}	Reverse recovery charge	$V_{GS} = 0 V; V_R = 30 V$	-	0.18	-	μC

AVALANCHE LIMITING VALUE $T_{mb} = 25^\circ C$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 14 A; V_{DD} \leq 25 V; V_{GS} = 5 V; R_{GS} = 50 \Omega$	-	-	30	mJ

PowerMOS transistor

Logic level FET

BUK552-60A/B




Fig.1. Normalised power dissipation.
 $PD\% = 100 \cdot P_D / P_{D\ 25\ ^\circ C} = f(T_{mb})$




Fig.4. Transient thermal impedance.
 $Z_{th\ j-mb} = f(t); \text{ parameter } D = t_p/T$




Fig.2. Normalised continuous drain current.
 $ID\% = 100 \cdot I_D / I_{D\ 25\ ^\circ C} = f(T_{mb}); \text{ conditions: } V_{GS} \geq 5\ V$




Fig.5. Typical output characteristics, $T_j = 25\ ^\circ C$.
 $I_D = f(V_{DS}); \text{ parameter } V_{GS}$




Fig.3. Safe operating area. $T_{mb} = 25\ ^\circ C$
 $I_D \& I_{DM} = f(V_{DS}); I_{DM} \text{ single pulse}; \text{ parameter } t_p$




Fig.6. Typical on-state resistance, $T_j = 25\ ^\circ C$.
 $R_{DS(ON)} = f(I_D); \text{ parameter } V_{GS}$

PowerMOS transistor

Logic level FET

BUK552-60A/B




Fig.7. Typical transfer characteristics.
 $I_D = f(V_{GS})$; conditions: $V_{DS} = 25$ V; parameter T_j




Fig.10. Gate threshold voltage.
 $V_{GS(TO)} = f(T_j)$; conditions: $I_D = 1$ mA; $V_{DS} = V_{GS}$




Fig.8. Typical transconductance, $T_j = 25^\circ\text{C}$.
 $g_{fs} = f(I_D)$; conditions: $V_{DS} = 25$ V




Fig.11. Sub-threshold drain current.
 $I_D = f(V_{GS})$; conditions: $T_j = 25^\circ\text{C}$; $V_{DS} = V_{GS}$




Fig.9. Normalised drain-source on-state resistance.
 $a = R_{DS(ON)}/R_{DS(ON)25^\circ\text{C}} = f(T_j)$; $I_D = 8.5$ A; $V_{GS} = 5$ V




Fig.12. Typical capacitances, C_{iss} , C_{oss} , C_{rss} .
 $C = f(V_{DS})$; conditions: $V_{GS} = 0$ V; $f = 1$ MHz

PowerMOS transistor

Logic level FET

BUK552-60A/B




Fig.13. Typical turn-on gate-charge characteristics.
 $V_{GS} = f(Q_G)$; conditions: $I_D = 14 \text{ A}$; parameter V_{DS}




Fig.15. Normalised avalanche energy rating.
 $W_{DSS}\% = f(T_{mb})$; conditions: $I_D = 14 \text{ A}$




Fig.14. Typical reverse diode current.
 $I_F = f(V_{SDS})$; conditions: $V_{GS} = 0 \text{ V}$; parameter T_j




Fig.16. Avalanche energy test circuit.
 $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{DD})$

**PowerMOS transistor
Logic level FET**

BUK552-60A/B

MECHANICAL DATA

Dimensions in mm

Net Mass: 2 g




Fig.17. TO220AB; pin 2 connected to mounting base.

Notes

1. Observe the general handling precautions for electrostatic-discharge sensitive devices (ESDs) to prevent damage to MOS gate oxide.
2. Refer to mounting instructions for TO220 envelopes.
3. Epoxy meets UL94 V0 at 1/8".

**PowerMOS transistor
Logic level FET****BUK552-60A/B****DEFINITIONS**

Data sheet status	
Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.
Limiting values	
Limiting values are given in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of this specification is not implied. Exposure to limiting values for extended periods may affect device reliability.	
Application information	
Where application information is given, it is advisory and does not form part of the specification.	
© Philips Electronics N.V. 1996	
All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.	
The information presented in this document does not form part of any quotation or contract, it is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent or other industrial or intellectual property rights.	

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.