BTS 5246-2L

Smart High-Side Power Switch PROFET

Two Channels, 19 m Ω

Automotive Power



Never stop thinking.



Table of Contents F	Page
Product Summary	3
1 Overview	5
2 Pin Configuration2.1 Pin Assignment BTS 5246-2L2.2 Pin Definitions and Functions	7
3 Electrical Characteristics	
4 Block Description and Electrical Characteristics 4.1 Power Stages 4.1.1 Output On-State Resistance 4.1.2 Input Circuit 4.1.3 Inductive Output Clamp 4.1.4 Electrical Characteristics 4.2 Protection Functions 4.2.1 Over Load Protection 4.2.2 Reverse Polarity Protection 4.2.3 Over Voltage Protection 4.2.4 Loss of Ground Protection 4.2.5 Electrical Characteristics 4.3 Diagnosis 4.3.1 ON-State Diagnosis 4.3.3 Electrical Characteristics	10 . 10 . 11 . 13 15 . 15 . 15 . 16 . 16 . 17 . 18 21 . 22 . 24 . 25
5 Package Outlines BTS 5246-2L	27
6 Revision History	28




Smart High-Side Power Switch PROFET

BTS 5246-2L

Product Summary

The BTS 5246-2L is a dual channel high-side power switch in PG-DSO-12-9 package providing embedded protective functions.

The power transistor is built by a N-channel vertical power MOSFET with charge pump. The device is monolithically integrated in Smart SIPMOS technology.



Operating voltage	$V_{\rm bb(on)}$	4.5 28 V
Over voltage protection	V _{bb(AZ)}	41 V
On-State resistance	R _{DS(ON)}	19 mΩ
Nominal load current (one channel active)	I _{L(nom)}	6 A
Adjustable current limitation	I _{L(LIM)}	7 A / 40 A
Current limitation repetitive	I _{L(SCr)}	7 A / 40 A
Standby current for whole device with load	I _{bb(OFF)}	7.5 µA

Basic Features

- Very low standby current
- 3.3 V and 5 V compatible logic pins
- Improved electromagnetic compatibility (EMC)
- Stable behavior at under voltage
- Logic ground independent from load ground
- Secure load turn-off while logic ground disconnected
- · Very low leakage current from OUT to GND
- Green product (RoHS compliant)

Туре	Ordering Code	Package
BTS 5246-2L	On request	PG-DSO-12-9



Protective Functions

- · Reverse battery protection with external resistor
- Short circuit protection
- Overload protection
- Multi-step current limitation
- · Adjustable current limitation
- · Thermal shutdown with restart
- Over voltage protection with external resistor
- Loss of ground and loss of V_{bb} protection
- Electrostatic discharge protection (ESD)

Diagnostic Functions

- IntelliSense functionality for each channel
- Proportional load current sense signal by current source
- · Open load detection in ON-state by load current sense
- · Open load detection in OFF-state by voltage source
- · Feedback on over temperature and current limitation in ON-state
- · Suppressed thermal toggling of fault signal

Applications

- μ C compatible high-side power switch with diagnostic feedback for 12 V grounded loads
- All types of resistive, inductive and capacitive loads
- · Most suitable for loads with high inrush currents, so as lamps
- · Replaces electromechanical relays, fuses and discrete circuits



Overview


1 Overview

The BTS 5246-2L is a dual channel high-side power switch (Two Channels, 19 m Ω) in PG-DSO-12-9 power package providing embedded protective functions. Integrated resistors at each input pin (IN1, IN2, CLA) reduce external components.

The load current limitation can be adjusted in two steps by the current limit adjust pin (CLA).

The IntelliSense pins IS1 and IS2 provide a sophisticated diagnostic feedback signal including current sense function, open load in off state and short circuit protection.

The power transistor is built by a N-channel vertical power MOSFET with charge pump. The inputs are ground referenced CMOS compatible. The device is monolithically integrated in Smart SIPMOS technology.



1.1 Block Diagram


Figure 1 Block Diagram




Overview

1.2 Terms

Following figure shows all terms used in this target data sheet.







Pin Configuration

2 Pin Configuration

2.1 Pin Assignment BTS 5246-2L




Figure 3	Pin Configuration PG-DSO-12-9
----------	-------------------------------

2.2 Pin Definitions and Functions

Pin	Symbol	I/O OD	Function
2	IN1	I	Input signal for channel 1
5	IN2	I	Input signal for channel 2
3	IS1	0	Diagnosis output signal channel 1
4	IS2	0	Diagnosis output signal channel 2
7	CLA	I	Current limit adjust input for channel 1&2
10,11	OUT1 ¹⁾	0	Protected high-side power output channel 1
8, 9	OUT2 ¹⁾	0	Protected high-side power output channel 2
1	GND	-	Ground connection
6,12, heat slug	VBB	-	Positive power supply for logic supply as well as output power supply

¹⁾ All output pins of each channel have to be shorted.



Electrical Characteristics

3 Electrical Characteristics

3.1 Maximum Ratings

Stresses above the ones listed here may cause permanent damage to the device. Exposure to maximum rating conditions for extended periods may affect device reliability.

Pos.	Parameter	Symbol	Limit Values		
			min.	max.	Conditions

Power Supply

3.1.1	Supply voltage	V _{bb}		18	V	
				28		<i>t</i> ≤ 100 h
3.1.2	Current through ground pin	I_{GND}	-150		mA	$t \leq 2 \min$
3.1.3	Supply voltage for full short circuit protection (single pulse) $(T_j = -40^{\circ}C 150^{\circ}C)$	$V_{\rm bb(SC)}$	0	20	V	$L = 8 \ \mu H$ $R = 0.2 \ \Omega^{-1}$
3.1.4	Voltage at power transistor	V_{DS}		52	V	
3.1.5	Supply Voltage for Load Dump protection	V _{bb(LD)}		40 53	V	$R_{\rm I} = 2 \ \Omega^{2}$ $R_{\rm L} = 2.25 \ \Omega$ $R_{\rm L} = 6.8 \ \Omega$

Power Stages

3.1.6	Load current	IL	I _{L(LIM)}	А	3)
3.1.7	Maximum energy dissipation single pulse	E _{AS}	130	mJ	4) $T_{j(0)} = 150^{\circ}C$ $I_{L(0)} = 6 A$ $V_{bb} = 12V$
3.1.8	Power dissipation (DC)	P _{tot}	1.4	W	5) $T_{a} = 85 \ ^{\circ}\text{C}$ $T_{j} \le 150 \ ^{\circ}\text{C}$

Logic Pins

3.1.9	Voltage at input pin	V _{IN}	-5 -16	19	V	$t \leq 2 \min$
3.1.10	Current through input pin	I _{IN}	-2.0 -8.0	2.0	mA	$t \leq 2 \min$



Electrical Characteristics

T_i = 25 °C (unless otherwise specified)

Pos.	Parameter	5		Limit Values		
			min.	max.		Conditions
3.1.11	Voltage at current limit adjust pin	V _{CLA}	-5 -16	19	V	$t \leq 2 \min$
3.1.12	Current through current limit adjust pin	I _{CLA}	-2.0 -8.0	2.0	mA	$t \leq 2 \min$
3.1.13	Current through sense pin	I _{IS}	-5	10	mA	

Temperatures

3.1.14	Junction temperature	Tj	-40	150	°C	
3.1.15	Dynamic temperature increase while switching	$\Delta T_{\rm j}$		60	°C	
3.1.16	Storage temperature	T _{stg}	-55	150	°C	

ESD Susceptibility

3.1.17	ESD susceptibility HBM	V_{ESD}			kV	according to
	IN, CLA		-1	1		EIA/JESD
	IS		-2	2		22-A 114B
	OUT		-4	4		

¹⁾ R and L describe the complete circuit impedance including line, contact and generator impedances

²⁾ Load Dump is specified in ISO 7637, R_I is the internal resistance of the Load Dump pulse generator

- ³⁾ Current limitation is a protection feature. Operation in current limitation is considered as "outside" normal operating range. Protection features are not designed for continuous repetitive operation.
- ⁴⁾ Pulse shape represents inductive switch off: $I_{L}(t) = I_{L}(0) * (1 t / t_{peak}); 0 < t < t_{peak}$. Please see Figure 8
- ⁵⁾ Device mounted on PCB (50 mm x 50 mm x 1.5 mm epoxy, FR4) with 6 cm² copper heatsinking area (one layer, 70 μm thick) for V_{bb} connection. PCB is vertical without blown air.



4 Block Description and Electrical Characteristics

4.1 Power Stages

The power stages are built by a N-channel vertical power MOSFET (DMOS) with charge pump.

4.1.1 Output On-State Resistance

The on-state resistance $R_{\text{DS(ON)}}$ depends on the supply voltage as well as the junction temperature T_j . Figure 4 shows that dependencies for the typical on-state resistance . The behavior in reverse polarity mode is described in Section 4.2.2.




Figure 4 Typical On-State Resistance

4.1.2 Input Circuit

Figure 5 shows the input circuit of the BTS 5246-2L. There is an integrated input resistor that makes external components obsolete. The current sink to ground ensures that the device switches off in case of open input pin. The zener diode protects the input circuit against ESD pulses.




Figure 5 Input Circuit (IN1 and IN2)



A high signal at the input pin causes the power DMOS to switch on with a dedicated slope, which is optimized in terms of EMC emission.




Figure 6 Switching a Load (resistive)

4.1.3 Inductive Output Clamp

When switching off inductive loads with high-side switches, the voltage V_{OUT} drops below ground potential, because the inductance intends to continue driving the current.




Figure 7 Output Clamp (OUT1 and OUT2)

To prevent destruction of the device, there is a voltage clamp mechanism implemented that keeps that negative output voltage at a certain level ($V_{OUT(CL)}$). See Figure 7 and Figure 8 for details. Nevertheless, the maximum allowed load inductance is limited.






Figure 8 Switching an Inductance

Maximum Load Inductance

While demagnetization of inductive loads, energy has to be dissipated in the BTS 5246-2L. This energy can be calculated with following equation:

$$E = (V_{bb} - V_{OUT(CL)}) \cdot \left[\frac{V_{OUT(CL)}}{R_{L}} \cdot \ln\left(1 - \frac{R_{L} \cdot I_{L}}{V_{OUT(CL)}}\right) + I_{L}\right] \cdot \frac{L}{R_{L}}$$

Following equation simplifies under the assumption of $R_{L} = 0$:

$$E = \frac{1}{2}LI_{L}^{2} \cdot \left(1 - \frac{V_{bb}}{V_{OUT(CL)}}\right)$$

The energy, which is converted into heat, is limited by the thermal design of the component. See **Figure 9** for the maximum allowed energy dissipation.





4.1.4 Electrical Characteristics

 $V_{\rm bb}$ = 9 V to 16 V, $T_{\rm j}$ = -40 °C to +150 °C (unless otherwise specified) typical values: $V_{\rm bb}$ = 13.5 V, $T_{\rm j}$ = 25 °C

Pos.	Parameter	Symbol	Limit Values			Unit	Test Conditions
			min.	typ.	max.		

General

4.1.1	Operating voltage	V _{bb}	4.5		28	V	$V_{\rm IN}$ = HIGH $R_{\rm L}$ = 12 Ω $V_{\rm DS}$ < 0.5 V
4.1.2	Operating current one channel all channels	I _{GND}		1.6 3.2	4 8	mA	$V_{\rm IN} = 5 V$ $I_{\rm L} = I_{\rm NOM}$
4.1.3	Standby current for whole device with load	I _{bb(OFF)}		5	7.5 7.5 20	μΑ	$V_{IN} = 0 V$ $V_{CLA} = 0 V$ $V_{OUT} < V_{OUT(OL)}$ $T_j = 25^{\circ}C$ $T_j = 105^{\circ}C^{3)}$ $T_j = 150^{\circ}C$

Output characteristics

-							
4.1.4	On-State resistance per channel	R _{DS(ON)}		35	38	mΩ	<i>I</i> _L = 5 A <i>T</i> _j = 150 °C
4.1.5	Output voltage drop limitation at small load currents	V _{DS(NL)}		40		mV	<i>I</i> _L = 0.5 A
4.1.6	Nominal load current per channel one channel active two channels active	I _{L(nom)}	6 4.3	6,3 4,5		A	T_{a} = 85 °C $T_{j} \le 150$ °C ^{1) 2)}
	ISO load current per channel one channel active two channels active	I _{L(ISO)}	15 15	17 17		A	$T_{\rm c}$ = 85 °C $V_{\rm DS}$ = 0.5 V ²⁾
4.1.7	Output clamp	V _{OUT(CL)}	-24	-20	-17	V	<i>I</i> _L = 40 mA
4.1.8	Output leakage current per channel	I _{L(OFF)}		1.5	8	μA	$V_{\rm IN} = 0 V$



V_{bb} = 9 V to 16 V, T_j = -40 °C to +150 °C (unless otherwise specified) typical values: V_{bb} = 13.5 V, T_j = 25 °C

Pos.	Parameter	Symbol	Lin	nit Val	ues	Unit	Test Conditions
			min.	typ.	max.		
Therm	al Resistance						
4.1.9	Junction to case	R _{thjc}			1.8	K/W	
4.1.10	Junction to ambient one channel on all channels on	R _{thja}		40 33		K/W	1)
Input o	characteristics						
4.1.11	Input resistance for pin IN	R _{IN}	2.0	3.5	5.5	kΩ	
4.1.12	L-input level for pin IN	V _{IN(L)}	-0.3		1.0	V	
4.1.13	H-input level for pin IN	V _{IN(H)}	2.4			V	
4.1.14	Hysteresis for pin IN	$\Delta V_{\rm IN}$		0.5		V	3)
4.1.15	L-input current for pin IN	I _{IN(L)}	3		40	μA	V _{IN} = 0.4 V
4.1.16	H-input current for pin IN	I _{IN(H)}	20	50	90	μA	V _{IN} = 5 V
Timing	js						
4.1.17	Turn-on time to 90% V _{bb}	t _{ON}		90	250	μs	$R_{\rm L}$ = 12 Ω $V_{\rm bb}$ = 13.5 V
4.1.18	Turn-off time to 10% V _{bb}	t _{OFF}		100	250	μs	$R_{\rm L} = 12 \ \Omega$ $V_{\rm bb} = 13.5 \ V$
4.1.19	slew rate 10% to 30% V _{bb}	dV/dt _{ON}	0.1	0.25	0.45	V/µs	$R_{\rm L} = 12 \ \Omega$ $V_{\rm bb} = 13.5 \ V$
4.1.20	slew rate 70% to 40% V _{bb}	-d <i>V</i> / dt _{OFF}	0.1	0.25	0.45	V/µs	$R_{\rm L} = 12 \ \Omega$ $V_{\rm bb} = 13.5 \ V$

¹⁾ Device mounted on PCB (50 mm x 50 mm x 1.5 mm epoxy, FR4) with 6 cm² copper heatsinking area (one layer, 70 μm thick) for V_{hh} connection. PCB is vertical without blown air.

²⁾ Not subject to production test, parameters are calculated from $R_{DS(ON)}$ and R_{th}

³⁾ Not subject to production test, specified by design

Note: Characteristics show the deviation of parameter at the given supply voltage and junction temperature. Typical values show the typical parameters expected from manufacturing.



4.2 **Protection Functions**

The device provides embedded protective functions. Integrated protection functions are designed to prevent IC destruction under fault conditions described in the target data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are neither designed for continuous nor repetitive operation.

4.2.1 Over Load Protection

The load current I_{OUT} is limited by the device itself in case of over load or short circuit to ground. There are two steps of current limitation. They can be selected by the CLA pin, but are additionally selected automatically depending on the voltage V_{DS} across the power DMOS. Please note that the voltage at the OUT pin is V_{bb} - V_{DS} . Please refer to following figure for details.




Figure 10Current Limitation (minimum values)

Current limitation is realized by increasing the resistance of the device which leads to rapid temperature rise inside. A temperature sensor for each channel causes an overheated channel to switch off to prevent destruction. After cooling down with thermal hysteresis, the channel switches on again. Please refer to **Figure 11** for complete picture of the behavior, when .**Figure 12** sketches a zoom of the first event and the die temperature increase and toggling.




Figure 11 Shut Down by Over Temperature



The CLA pin circuit is similar to the input pin. Please refer to **Figure 5** for details. Please note that the thresholds for high and low state differ between IN and CLA.




Figure 12 Initial short circuit shut down.

4.2.2 Reverse Polarity Protection

In case of reverse polarity, the intrinsic body diode causes power dissipation. Use following fomular for estimation of total power dissipation $P_{\rm diss(rev)}$ in reverse polarity mode.

$$P_{\text{diss(rev)}} = \sum_{\text{all channels}} (V_{\text{DS(rev)}} \cdot I_{\text{L}})$$

The reverse current through the power transistors has to be limited by the connected loads. The reverse current through the ground connection has to be limited either by a resistor or by a pair of resistor and diode. The current through sense pins IS1 and IS2 has to be limited (please refer to maximum ratings on **Page 8**). The temperature protection is not active during reverse polarity.

4.2.3 Over Voltage Protection

In addition to the output clamp for inductive loads as described in **Section 4.1.3**, there is a clamp mechanism for over voltage protection. The current through the ground connection has to be limited e.g. by a resistor.



As shown in **Figure 13**, in case of supply voltages greater than $V_{\rm bb(AZ)}$, the power transistor opens and the voltage across logic part is clamped. As a result, the ground potential rises to V_{bb} - $V_{\rm bb(AZ)}$. Due to the ESD zener diodes, the potential at pin IN1, IN2 and CLA rises almost to that potential, depending on the impedance of the connected circuitry.




Figure 13 Over Voltage Protection

4.2.4 Loss of Ground Protection

In case of complete loss of the device ground connections, but connected load ground, the BTS 5246-2L securely changes to or stays in off state.



4.2.5 Electrical Characteristics

 $V_{\rm bb}$ = 9 V to 16 V, $T_{\rm j}$ = -40 °C to +150 °C (unless otherwise specified) typical values: $V_{\rm bb}$ = 13.5 V, $T_{\rm j}$ = 25 °C

Pos.	Parameter	Symbol	Limit Values			Unit	Test Conditions
			min.	typ.	max.		

Over Load Protection

4.2.1	Short circuit current limitation.	I _{L(LIM)}	40 7	50 11	60 14	A	$V_{\text{DS}} \ge 5 \text{ V}$ CLA = 0 V CLA = 5 V ¹)
4.2.2	Repetitive short circuit current limitation	I _{L(SCr)}		40 7		A	$T_{j} = T_{j(SC)}^{(1) 2)}$ CLA = 0 V CLA = 5 V
4.2.3	Initial short circuit shut down time	<i>t</i> OFF(SC)		0.8 4		ms	$T_{jStart} = 25 \text{ °C }^{2)}$ CLA = 0 V CLA = 5 V See Figure 12
4.2.4	Thermal shut down temperature	T _{j(SC)}	150	170		°C	2)
4.2.5	Thermal hysteresis	ΔT_{j}		10		К	2)

Reverse Battery

4.2.6	Drain-Source diode	-V _{DS(rev)}		900	mV	<i>I</i> _L = -5 A
	voltage (V _{OUT} > V _{bb})	· · · ·				<i>T</i> _j =150 °C

Over Voltage

4.2.7	Over voltage protection	V _{bb(AZ)}	41	47	52	V	<i>I</i> _{bb} = 2 mA
-------	-------------------------	---------------------	----	----	----	---	-------------------------------

Loss of GND

4.2.8	Output current while GND disconnected	I _{L(GND)}		2	$I_{\rm IN} = 0^{(2)(3)}$ $I_{\rm GND} = 0$
					$I_{\rm IS} = 0$

Current Limit Adjust (CLA)



V_{bb} = 9 V to 16 V, T_j = -40 °C to +150 °C (unless otherwise specified) typical values: V_{bb} = 13.5 V, T_j = 25 °C

Pos.	Parameter	Symbol	Limit Values			Unit	Test Conditions
			min.	typ.	max.		
4.2.10	L-input level for pin CLA	V _{CLA(L)}	-0.3		2.0	V	
4.2.11	H-input level for pin CLA	V _{CLA(H)}	4.0			V	



V_{bb} = 9 V to 16 V, T_j = -40 °C to +150 °C (unless otherwise specified) typical values: V_{bb} = 13.5 V, T_j = 25 °C

Pos.	Parameter	Symbol	Limit Values			Unit	Test Conditions
			min.	typ.	max.		
4.2.12	L-input current for pin CLA	I _{CLA(L)}	3		40	μA	V _{CLA} = 0.4 V
4.2.13	H-input current for pin CLA	I _{CLA(H)}	20	50	90	μA	$V_{CLA} = 5 V$

¹⁾ Must be limited to 2mn.

²⁾ Not subject to production test, specified by design

³⁾ no connection at these pins



4.3 Diagnosis

For diagnosis purpose, the BTS 5246-2L provides an IntelliSense signal at pins IS1 and IS2. This means in detail, the current sense signal I_{IS} , a proportional signal to the load current (ratio $k_{ILIS} = I_L / I_{IS}$), is provided as long as no failure mode (see **Table 1**) occurs. In case of a failure mode, the voltage $V_{IS(fault)}$ is fed to the diagnosis pin.




Figure 14 Block Diagram: Diagnosis

Table 1	Truth Table
---------	-------------

Operation Mode	Input Level	Output Level	Diagnostic Output
Normal Operation (OFF)	L	Z	Z
Short Circuit to GND		Z	Z
Over Temperature		Z	Z
Short Circuit to V _{bb}		V _{bb}	$V_{\rm IS} = V_{\rm IS(fault)}$
Open Load		< V _{OUT(OL)} > V _{OUT(OL)}	$Z = V_{\rm IS} = V_{\rm IS(fault)}$




Table 1Truth Table

Operation Mode	Input Level	Output Level	Diagnostic Output
Normal Operation (ON)	Н	~V _{bb}	$I_{\rm IS} = I_{\rm L} / k_{\rm ILIS}$
Current Limitation		< V _{bb}	$V_{\rm IS} = V_{\rm IS(fault)}$
Short Circuit to GND		~GND	$V_{\rm IS} = V_{\rm IS(fault)}$
Over Temperature		Z	$V_{\rm IS} = V_{\rm IS(fault)}$
Short Circuit to V _{bb}		V _{bb}	$I_{\rm IS} < I_{\rm L} / k_{\rm ILIS}$
Open Load		$\sim V_{bb}$	Z

L = Low Level, H = High Level, Z = high impedance, potential depends on external circuit

4.3.1 ON-State Diagnosis

The standard diagnosis signal is a current sense signal proportional to the load current. The accuracy of the ratio ($k_{\rm ILIS} = I_{\rm L} / I_{\rm IS}$) depends on the temperature. Please refer to **Figure 15** for details. Usually a resistor $R_{\rm IS}$ is connected to the current sense pin. It is recommended to use sense resistors $R_{\rm IS} > 500 \Omega$. A typical value is 4.7 k Ω



The curves show the behavior based on characterization data. The marked points are guaranteed in this Target Data Sheet in Section 4.3.3 (Position 4.3.7).



Details about timings between the diagnosis signal I_{IS} and the output voltgage V_{OUT} and the load current I_L in ON-state can be found in **Figure 16**.




Figure 16 Timing of Diagnosis Signal in ON-state

In case of over-current as well as over-temperature, the voltage $V_{\text{IS(fault)}}$ is fed to the diagnosis pins as long as the according input pin is high. This means, even when the device keeps switching on and off in over-load condition, the failure signal is constantly available. Please refer to **Figure 17** for details.




Figure 17 Timing of Diagnosis Signal in Over Load Condition



4.3.2 OFF-State Diagnosis

Details about timings between the diagnosis signal I_{IS} and the output voltgage V_{OUT} and the load current I_L in OFF-state can be found in **Figure 18**.




Figure 18 Timing of Diagnosis Signal in OFF-state

For open load diagnosis in off-state an external output pull-up resistor (R_{OL}) is recommended. For caluclation of pull-up resistor, the leakage currents and the open load threshold voltage $V_{OUT(OL)}$ has to be taken into account.

$$R_{\rm OL} = \frac{V_{\rm bb(min)} - V_{\rm OUT(OL,max)}}{I_{\rm leakage}}$$

 I_{leakage} defines the leakage current in the complete system including $I_{\text{L(OL)}}$ and external leakages e.g. due to humidity. $V_{\text{bb(min)}}$ is the minimum supply voltage at which the open load diagnosis in off-state must be ensured.

To reduce the stand-by current of the system, an open load resistor switch (S_{OL}) is recommended. The stand-by current of the BTS 5246-2L is minimized, when both input pins (IN1 and IN2) are on low level or left open and $V_{OUT} < V_{OUT(OL)}$. In case of open load in off state ($V_{OUT} > V_{OUT(OL)}$ and $V_{IN} = 0$ V), the fault voltage $V_{IS(fault)}$ drives a current through the sense resistor, which causes an increase in supply current. To reduce the stand-by current to a minimum, the open load condition needs to be suppressed.

The resistors R_{lim} are recommended to limit the current through the sense pins IS1 and IS2 in case of reverse polarity and over voltage.



4.3.3 Electrical Characteristics

 $V_{\rm bb}$ = 9 V to 16 V, $T_{\rm j}$ = -40 °C to +150 °C (unless otherwise specified) typical values: $V_{\rm bb}$ = 13.5 V, $T_{\rm j}$ = 25 °C

Pos.	Parameter	Symbol	Limit Values		Unit	Test Conditions	
			min.	typ.	max.		

Open Load at OFF state

opon							
4.3.1	Open load detection threshold voltage	V _{OUT(OL)}	2.0	3.2	4.4	V	
4.3.2	Leakage current into OUT	-I _{L(OL)}			1	μA	V _{OUT} = 5 V
4.3.3	Sense signal in case of open load	V _{IS(fault)}	5.0	6.2	8	V	$V_{\rm IN}$ = 0 V $V_{\rm OUT}$ > $V_{\rm OUT(OL)}$ $I_{\rm IS}$ = 1 mA
4.3.4	Sense signal current limitation	I _{IS(LIM)}	4			mA	$V_{IS} = 0 V$ $V_{IN} = 0 V$ $V_{OUT} > V_{OUT(OL)}$
4.3.5	Sense signal invalid after negative input slope	^{<i>t</i>} d(fault)			1.2	ms	$V_{\rm IN}$ = 5 V to 0 V $V_{\rm OUT}$ > $V_{\rm OUT(OL)}$ $I_{\rm IS}$ = 1mA
4.3.6	Fault signal settling time	t _{s(fault)}			200	μs	$V_{\rm IN} = 0 \vee {}^{1)}$ $V_{\rm OUT} = 0 \vee to$ $> V_{\rm OUT(OL)}$ $I_{\rm IS} = 1 \text{ mA}$

Load Current Sense

4.3.7	Current sense ratio	k _{ILIS}					$V_{\rm IN}$ = 5 V;
	<i>I</i> _L = 0.5 A		4450	5800	6960		T _j = 150°C;
	<i>I</i> _L = 3.0 A		4750	5400	6050		$T_{j} = -40^{\circ}C$
	<i>I</i> _L = 6.0 A		4900	5350	5800		
4.3.8	Current sense voltage	$V_{\rm IS(LIM)}$	5.4	6.5	7.5	V	<i>I</i> _L = 5 A
	limitation						$I_{IS} = 0$
4.3.9	Current sense	I _{IS(LH)}			5	μA	V _{IN} = 5 V
	leakage/offset current	- ()					$I_{L} = 0 A$
4.3.10	Current sense settling	t _{sIS(ON)}			400	μs	$V_{\rm IN}$ = 0 V to 5 V
	time to $I_{\rm IS}$ static ±10%						$V_{IN} = 0 V \text{ to } 5 V$ $I_{L} = 5 A^{(1)}$
	after positive input						
_	slope						



V_{bb} = 9 V to 16 V, T_j = -40 °C to +150 °C (unless otherwise specified) typical values: V_{bb} = 13.5 V, T_j = 25 °C


Pos.	Parameter	Symbol	Lin	Limit Values			Test Conditions
			min.	typ.	max.		
4.3.11	Current sense settling time to I _{IS} static ±10% after change of load current	t _{sIS(LC)}			300	μs	$V_{\rm IN} = 5 V$ $I_{\rm L} = 3 \text{ A to } 5 \text{ A}^{(1)}$
4.3.12	Fault signal hold time after thermal restart	t _{hIS(OTR)}			1.2	ms	¹⁾ See Figure 17

¹⁾ Not subject to production test, specified by design



Package Outlines BTS 5246-2L

5 Package Outlines BTS 5246-2L





To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e Pb-free finish on leads and suitable for Pb-free soldering according to IPC/ JEDEC J-STD-020).

Please specify the package needed (e.g. green package) when placing an order.

You can find all of our packages, sorts of packing and others in our Infineon Internet Page "Products": http://www.infineon.com/products.

SMD = Surface Mounted Device

Dimensions in mm

Target Data Sheet



Revision History

6 Revision History

Version	Date	Changes
V1.2	06-08-14	Creation of the target datasheet of the BTS5246-2L Delta sheet to the grey BTS5246L datasheet, version 1.2 of July the 26th 2006. Parameter 3.1.6 changed to 130mJ with 12V battery Parameter 4.1.7 changed to -24V min, -17V max. Set the Figure 9 to tbd. Parameter 4.2.7 : Change in the test condition to 2mA.



Edition 2006-08-14 Published by Infineon Technologies AG,

St.-Martin-Strasse 53, D-81541 München, Germany © Infineon Technologies AG 8/22/06. All Rights Reserved.

Attention please!

The information herein is given to describe certain components and shall not be considered as warranted characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

Infineon Technologies is an approved CECC manufacturer.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office in Germany or our Infineon Technologies Representatives worldwide.

Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

http://www.infineon.com

Published by Infineon Technologies AG