

Very Low Power/Voltage CMOS SRAM 256K x 16 or 512K x 8 bit switchable

BS616LV4023

■ FEATURES

- Very low operation voltage: 2.4 ~ 3.6V
- · Very low power consumption :

Vcc = 3.0V C-grade: 20mA (Max.) operating current I-grade: 25mA (Max.) operating current 0.25uA (Typ.) CMOS standby current

- · High speed access time:
 - -70 70ns (Max.) at Vcc=3.0V
 - -10 100ns (Max.) at Vcc=3.0V
- · Automatic power down when chip is deselected
- Three state outputs and TTL compatible
- · Fully static operation
- Data retention supply voltage as low as 1.5V
- Easy expansion with CE1, CE2 and OE options
- I/O Configuration x8/x16 selectable by CIO, LB and UB pin

■ DESCRIPTION

The BS616LV4023 is a high performance, very low power CMOS Static Random Access Memory organized as 262,144words by 16 bits or 524,288 bytes by 8 bits selectable by CIO pin and operates from a wide range of 2.4V to 3.6V supply voltage.

Advanced CMOS technology and circuit techniques provide both high speed and low power features with a typical CMOS standby current of 0.25uA and maximum access time of 70/100ns in 3V operation. Easy memory expansion is provided by active HIGH chip enable2(CE2), active LOW chip enable1(CE1), active LOW output enable(OE) and three-state output drivers.

The BS616LV4023 has an automatic power down feature, reducing the power consumption significantly when chip is deselected.

The BS616LV4023 is available in DICE form and 48-ball BGA type.

■ PRODUCT FAMILY


			SPEED	POWER DIS	SIPATION	
PRODUCT FAMILY	OPERATING TEMPERATURE	Vcc RANGE	(ns)	STANDBY (ICCSB1, Max)	Operating (Icc, Max)	PKG TYPE
FAMILI	TEMPERATURE	KANGE	Vcc=3.0V	Vcc=3.0V	Vcc=3.0V	
BS616LV4023DC	+0°C to +70°C	2.4\/ 2.6\/	70 / 100	4.54	20mA	DICE
BS616LV4023BC	+0 0 10 +70 0	2.40 ~ 3.00	70 / 100	1.5uA	2011/4	BGA-48-0810
BS616LV4023DI	-40 ° C to +85 ° C	2.4\/ 2.6\/	70 / 100	24	25mA	DICE
BS616LV4023BI	-40 C to +85 C	35 C 2.4V ~ 3.6V	707100	3uA	2011/4	BGA-48-0810

■ PIN CONFIGURATION

4 A1 A2 CE2 LВ ŌĒ A0 ŪB CE1 **D8** A3 **A4** D0 В D10 A5 A6 D1 **D2** D9 С Vss D11 A17 A7 D3 Vcc D D12 N. C. A16 D4 Vss Vcc Ε D13 A14 A15 **D**5 D6 D14 F CIO A12 A13 WE D7 D15 G A9 A10 A11 SAE **8**A н

48-ball CSP - Top View

■ BLOCK DIAGRAM



Brilliance Semiconductor Inc. reserves the right to modify document contents without notice.



■ PIN DESCRIPTIONS

Name	Function
A0-A17 Address Input	These 18 address inputs select one of the 262,144 x 16-bit words in the RAM.
SAE Address Input	This address input incorporates with the above 17 address input select one of the 262,144 x 8-bit bytes in the RAM if the CIO is LOW. Don't use when CIO is HIGH.
CIO x8/x16 select input	This input selects the organization of the SRAM. 262,144 x 16-bit words configuration is selected if CIO is HIGH. 524,288 x 8-bit bytes configuration is selected if CIO is LOW.
CE1 Chip Enable 1 Input CE2 Chip Enable 2 Input	CE1 is active LOW and CE2 is active HIGH. Both chip enables must be active to read from or write to the device. If either chip enable is not active, the device is deselected and is in a standby power mode. The DQ pins will be in the high impedance state when the device is deselected.
WE Write Enable Input	The write enable input is active LOW and controls read and write operations. With the chip selected, when $\overline{\text{WE}}$ is HIGH and $\overline{\text{OE}}$ is LOW, output data will be present on the DQ pins; when $\overline{\text{WE}}$ is LOW, the data present on the DQ pins will be written into the selected memory location.
OE Output Enable Input	The output enable input is active LOW. If the output enable is active while the chip is selected and the write enable is inactive, data will be present on the DQ pins and they will be enabled. The DQ pins will be in the high impedance state when $\overline{\text{OE}}$ is inactive.
LB and UB Data Byte Control Input	Lower byte and upper byte data input/output control pins. The chip is deselected when both \overline{LB} and \overline{UB} pins are HIGH.
D0 - D15 Data Input/Output Ports	These 16 bi-directional ports are used to read data from or write data into the RAM.
Vcc	Power Supply
Gnd	Ground



■ TRUTH TABLE

MODE	CE1	CE2	ŌĒ	WE	CIO	ĪВ	ÜB	SAE	D0~7	D8~15	VCC Current
	Н	х	e.			Х	Х				
Fully Standby	х	L	Х	Х	X	х	х	Х	High-Z	High-Z	I _{CCSB} , I _{CCSB1}
Output Disable	L	Н	Н	Н	x	х	х	х	High-Z	High-Z	I _{cc}
						L	Н		Dout	High-Z	
Read from SRAM	L	н	L	н	н	н	L	Х	High-Z	Dout	I _{cc}
(WORD mode)						L	L		Dout	Dout	
						L	Н		Din	х	
Write to SRAM	L	н	Х	L	н	Н	L	х	Х	Din	I _{cc}
(WORD mode)						L	L		Din	Din	
Read from SRAM (BYTE Mode)	L	н	L	н	L	x	x	A-1	Dout	High-Z	I _{cc}
Write to SRAM (BYTE Mode)	L	н	х	L	L	х	x	A-1	Din	х	I _{cc}

■ ABSOLUTE MAXIMUM RATINGS(1)

SYMBOL	PARAMETER	RATING	UNITS
VTERM	Terminal Voltage with Respect to GND	-0.5 to Vcc+0.5	V
TBIAS	Temperature Under Bias	-40 to +125	°C
Tstg	Storage Temperature	-60 to +150	°C
Рт	Power Dissipation	1.0	W
lout	DC Output Current	20	mA

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

■ OPERATING RANGE

RANGE	AMBIENT TEMPERATURE	Vcc
Commercial	0 ° C to +70 ° C	2.4V ~ 3.6V
Industrial	-40 ° C to +85 ° C	2.4V ~ 3.6V

■ CAPACITANCE (1) (TA = 25°C, f = 1.0 MHz)

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
CIN	Input Capacitance	VIN=0V	6	pF
CDQ	Input/Output Capacitance	VI/O=0V	8	pF

1. This parameter is guaranteed and not tested.



■ DC ELECTRICAL CHARACTERISTICS (TA = 0°C to +70°C)

PARAMETER NAME	PARAMETER	TEST CONDITIONS			TYP. (1)	MAX.	UNITS
VIL	Guaranteed Input Low Voltage ⁽²⁾		Vcc=3V	-0.5		0.8	V
Vih	Guaranteed Input High Voltage ⁽²⁾		Vcc=3V	2.0		Vcc+0.2	V
lıL	Input Leakage Current	Vcc = Max, V _{IN} = 0V to Vcc		-		1	uA
loL	Output Leakage Current	Vcc = Max, $\overline{CE}1 = V_{IH}$ or $\overline{CE}2 = V_{IL}$ or \overline{C}	 DE =			1	uA
Vol	Output Low Voltage	tt Low Voltage Vcc = Max, I₀L = 2mA Vcc=3V				0.4	V
Voн	Output High Voltage	Vcc = Min, I _{OH} = -1mA	Vcc=3V	2.4		ı	V
lcc	Operating Power Supply Current	Vcc = Max, \overline{CE} 1= V _L , CE2=V _{IH} I _{DQ} = 0mA, F = Fmax ⁽³⁾	Vcc=3V			20	mA
Iccsb	Standby Current-TTL	Vcc = Max, $\overline{CE}1$ = V _{IH} or CE2=V _{IL} I _{DQ} = 0mA	Vcc=3V			1	mA
IccsB1	Standby Current-CMOS	$\begin{array}{c} \text{Vcc} = \text{Max}, \overline{CE} 1 {\geq} \text{Vcc-0.2V or} \\ \text{CE2} {\leq} 0.2\text{V}; \text{V}_\text{IN} {\geq} \text{Vcc - 0.2V or} \\ \text{V}_\text{IN} {\leq} 0.2\text{V} \end{array}$	Vcc=3V		0.25	1.5	uA

Typical characteristics are at TA = 25°C.
 These are absolute values with respect to device ground and all overshoots due to system or tester notice are included.

^{3.} Fmax = $1/t_{RC}$.




■ DATA RETENTION CHARACTERISTICS (TA = 0 to + 70°C)


SYMBOL	PARAMETER	TEST CONDITIONS	MIN.	TYP. (1)	MAX.	UNITS
$V_{\mathtt{DR}}$	Vcc for Data Retention	$ \begin{array}{c c} \overline{\text{CE1}} \; \geq \; \text{Vcc - 0.2V or CE2} \; \leq \; 0.2\text{V} \; ; \\ V_{\text{IN}} \; \geq \; \text{Vcc - 0.2V or } V_{\text{IN}} \; \leq \; 0.2\text{V} \\ \end{array} $	1.5			V
ICCDR	Data Retention Current	$\begin{array}{ccc} \overline{\text{CE1}} \; \geq \; \text{Vcc - 0.2V or CE2} \; \leq \; 0.2\text{V} \\ \text{V}_{\text{IN}} \; \geq \; \text{Vcc - 0.2V or V}_{\text{IN}} \; \leq \; 0.2\text{V} \end{array}$		0.1	1	uA
t _{CDR}	Chip Deselect to Data Retention Time	See Retention Waveform	0		-	ns
t _R	Operation Recovery Time	See Neterition waveloui	T _{RC} ⁽²⁾			ns

^{1.} Vcc = 1.5V, $T_A = + 25^{\circ}C$

■ LOW V_{CC} DATA RETENTION WAVEFORM (1) (CE1 Controlled)



■ LOW V_{CC} DATA RETENTION WAVEFORM (2) (CE2 Controlled)



^{2.} t_{RC} = Read Cycle Time



■ AC TEST CONDITIONS

Input Pulse Levels	Vcc/0V
Input Rise and Fall Times	5ns
Input and Output Timing Reference Level	0.5Vcc
Output Load	C _L =100pF+1TTL

■ KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	MUST BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGE FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGE FROM L TO H
	DON'T CARE: ANY CHANGE PERMITTED	CHANGE : STATE UNKNOWN
\longrightarrow	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF "STATE

■ AC ELECTRICAL CHARACTERISTICS (TA = 0 to + 70°C, Vcc=3.0V)

READ CYCLE

JEDEC PARAMETER NAME	PARAMETER NAME	DESCRIPTION			16LV402 TYP.			16LV402 . TYP.		UNIT
t _{AVAX}	t _{rc}	Read Cycle Time		70		-	100			ns
t _{AVQV}	t _{AA}	Address Access Time				70			100	ns
t _{E1LQV}	t _{ACS1}	Chip Select Access Time	(CE1)			70			100	ns
t _{E2LQV}	t _{ACS2}	Chip Select Access Time	(CE2)			70			100	ns
t _{BA}	t _{BA} ⁽¹⁾	Data Byte Control Access Time	(LB, UB)			35			50	ns
t _{GLQV}	t _{oe}	Output Enable to Output Valid				35			50	ns
t _{ELQX}	t _{cLZ}	Chip Select to Output Low Z	(CE1,CE2)	10			15			ns
t _{BE}	t _{BE}	Data Byte Control to Output Low Z	(LB,UB)	10			15			ns
t _{GLQX}	t _{oLZ}	Output Enable to Output in Low Z		10			15			ns
t _{eHQZ}	t _{cHZ}	Chip Deselect to Output in High Z	(CE1,CE2)	0		35	0		40	ns
t _{BDO}	t _{BDO}	Data Byte Control to Output High Z	(LB , UB)	0		35	0		40	ns
t _{GHQZ}	t _{ohz}	Output Disable to Output in High Z		0		30	0		35	ns
t _{axox}	t _{oн}	Output Disable to Address Change		10			15			ns


NOTE:

 t_{BA} is 70ns/100ns (@speed=70ns/100ns) without address toggle .

^{1.} t_{BA} is 35ns/50ns (@speed=70ns/100ns) with address toggle .



■ SWITCHING WAVEFORMS (READ CYCLE)



- NOTES: 1. WE is high for read Cycle.
- VE is high for read dyste.
 Device is continuously selected when CE1 = V_{IL} and CE2 = V_{IH}.
 Address valid prior to or coincident with CE1 transition low and CE2 transition high.
- $4.\overline{OE} = V_{IL}$.




■ AC ELECTRICAL CHARACTERISTICS (TA = 0 to + 70°C, Vcc=3.0V)

WRITE CYCLE

JEDEC PARAMETER NAME	PARAMETER NAME	DESCRIPTION			I6LV40 TYP.			6LV40: TYP.		UNIT
t _{avax}	t _{wc}	Write Cycle Time		70			100			ns
t _{E1LWH}	\mathbf{t}_{cw}	Chip Select to End of Write		70			100			ns
t _{avwl}	t _{as}	Address Setup Time		0			0			ns
t _{avwh}	t _{aw}	Address Valid to End of Write		70			100			ns
t _{wLWH}	\mathbf{t}_{WP}	Write Pulse Width		35		-	50			ns
t _{whax}	t _{wr}	Write recovery Time (CE:	2, CE1 , WE)	0			0			ns
t _{BW}	t _{BW} (1)	Date Byte Control to End of Write	$(\overline{LB},\overline{UB})$	30		-	40		-	ns
t _{wLQZ}	t _{wHZ}	Write to Output in High Z		0		30	0		40	ns
t _{DVWH}	t _{□w}	Data to Write Time Overlap		30		-	40			ns
t _{whdx}	t _{DH}	Data Hold from Write Time		0			0			ns
t _{GHQZ}	t _{oHZ}	Output Disable to Output in High Z		0		30	0		40	ns
t _{whox}	t _{ow}	End of Write to Output Active		5			10			ns

NOTE:


■ SWITCHING WAVEFORMS (WRITE CYCLE)



^{1.} tew is 30ns/40ns (@speed=70ns/100ns) with address toggle.; tew is 70ns/100ns (@speed=70ns/100ns) without address toggle.



WRITE CYCLE2 (1,6)




NOTES


- 1. WE must be high during address transitions.
- 2. The internal write time of the memory is defined by the overlap of CE2, CE1 and WE low. All signals must be active to initiate a write and any one signal can terminate a write by going inactive. The data input setup and hold timing should be referenced to the second transition edge of the signal that terminates the write.
- 3. Two is measured from the earlier of CE2 going low, or CE1 or WE going high at the end of write cycle.
- 4. During this period, DQ pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
- 5. If the CE2 high transition or CE1 low transition or LB,UB low transition occurs simultaneously with the WE low transitions or after the WE transition, output remain in a high impedance state.
- 6. \overline{OE} is continuously low ($\overline{OE} = V_{IL}$).
- 7. Dout is the same phase of write data of this write cycle.
- 8. Dout is the read data of next address.
- 9. If CE2 is high or CE1 is low during this period, DQ pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
- 10. Tcw is measured from the later of CE2 going high or CE1 going low to the end of write.



■ ORDERING INFORMATION




■ PACKAGE DIMENSIONS



NOTES:

- 1: CONTROLLING DIMENSIONS ARE IN MILLIMETERS.
- 2: PIN#1 DOT MARKING BY LASER OR PAD PRINT.
 3: SYMBOL "N" IS THE NUMBER OF SOLDER BALLS.

ı	N	D	E	D1	E1	е
	48	10.0	8.0	5.25	3.75	0.75



48 mini-BGA (8 x 10mm)



REVISION HISTORY

Revision	Description	Date	Note
1.0	Initial release	March 04, 2002	_
2.0	Modify some AC parameters	April,11,2002	