Data sheet

# **BMX160**Small, low power 9-axis sensor

**Bosch Sensortec** 





#### BMX160 - Data sheet

Document revision 1.2

Document release date January 15th, 2019

Document number BST-BMX160-DS000-11

Technical reference code(s) 0 273 141 190

Notes Data and descriptions in this document are subject to change without notice.

Product photos and pictures are for illustration purposes only and may differ

from the real product appearance.

Page 2

## BMX160 Small, low power 9-axis sensor

The BMX160 is a highly integrated, low power 9-axis sensor that provides precise acceleration and angular rate (gyroscopic) and geomagnetic measurement in each spatial direction.

#### The BMX160 integrates:

- 16 bit digital, triaxial accelerometer
- 16 bit digital, triaxial gyroscope
- Geomagnetic sensor

#### **Key features**

- High performance accelerometer and gyroscope, geomagnetic sensor
- Very low power consumption: typ. 1585  $\mu A$  in high performance mode
- Android Marshmallow certified: significant motion, step detector / step counter (5 μA each)
- Very small 2.5 x 3.0 mm<sup>2</sup> footprint, height 0.95 mm
- Built-in power management unit (PMU) for advanced power management
- Power saving with fast start-up mode of gyroscope
- Wide power supply range: 1.71 V ... 3.6 V
- Allocatable FIFO buffer of 1024 bytes
- Hardware sensor time-stamps for accurate sensor data fusion
- Integrated interrupts for enhanced autonomous motion detection
- Flexible digital primary interface to connect to host over I<sup>2</sup>C or SPI
- Extended I<sup>2</sup>C mode with clock frequencies up to 1 MHz

#### **Typical applications**

- Virtual and augmented Reality
- Indoor navigation
- 3D scanning / indoor mapping
- Advanced gesture recognition
- · Immersive gaming
- 9-axis motion detection
- Air mouse applications and pointers
- Pedometer / step counting
- Advanced system power management for mobile applications
- Optical image stabilization of camera modules
- · Free-fall detection and warranty logging

#### **Target Devices**

- Smart phones, tablet and transformer PCs
- Game controllers, remote controls and pointing devices
- Head tracking devices
- Wearable devices, e.g. smart watches or augmented reality glasses
- · Sport and fitness devices
- Cameras, camera modules
- Toys, e.g. toy helicopters



Page 3

#### **General Description**

The BMX160 is a 9-axis sensor consisting of a state-of-the-art 3-axis, low-g accelerometer, a low power 3-axis gyroscope and a 3-axis geomagnetic sensor. It has been designed for low power, high precision 9-axis applications in mobile phones, tablets, wearable devices, remote controls, game controllers, head-mounted devices and toys. Due to the small form factor of the compact 14-pin 2.5  $\times$  3.0  $\times$  0.95 mm³ LGA package, BMX160 can be ideally integrated into wearables like smart watches or glasses for augmented reality. When accelerometer and gyroscope are in full operation mode and the geomagnetic sensor in normal mode, power consumption is typically 1465  $\mu$ A, enabling always-on applications in battery driven devices. The BMX160 offers a wide  $V_{DD}$  voltage range from 1.71 V to 3.6 V and a  $V_{DDIO}$  range from 1.2 V to 3.6 V, allowing the BMX160 to be powered at 1.8 V for both  $V_{DD}$  and  $V_{DDIO}$ .

Due to its built-in timing unit to synchronize the sensor data, BMX160 is ideally suited for immersive gaming and navigation applications, which require highly accurate sensor data fusion. The BMX160 provides high precision sensor data together with the accurate timing of the corresponding data. The timestamps have a resolution of only 39  $\mu$ s.

The integrated 1024 byte FIFO buffer supports low power applications and prevents data loss in non-real-time systems. The intelligent FIFO architecture allows dynamic reallocation of FIFO space for accelerometer, gyroscope and magnetometer, respectively. For typical 9-DoF applications, this is sufficient for approx. 0.5 s of data capture.

Like its predecessors, the BMX160 features an on-chip interrupt engine enabling low-power motion-based context awareness. Examples of interrupts that can be issued in a power efficient manner are: any- or no-motion detection, tap or double tap sensing, orientation detection, free-fall or shock events. The BMX160 is Android 6.0 (Marshmallow) certified, and in the implementation of the Significant Motion and Step Detector interrupts, each consumes less than  $30~\mu\text{A}$ .

The smart built-in power management unit (PMU) can be configured, for example, to further lower the power consumption by automatically sending the gyroscope temporarily into fast start-up mode and waking it up again by internally using the any-motion interrupt of the accelerometer. By allowing longer sleep times of the host, the PMU contributes to significant further power saving on system level.

### **Index of Contents**

1. SPECIFICATION	7
1.1 ELECTRICAL SPECIFICATION	7
1.2 ELECTRICAL AND PHYSICAL CHARACTERISTICS, MEASUREMENT PERFORMANCE	8
1.3 Absolute Maximum Ratings	13
2. FUNCTIONAL DESCRIPTION	14
2.1 BLOCK DIAGRAM	14
2.2 Power Modes	15
2.2.1 Transitions between Power Modes	
2.3 SENSOR TIMING AND DATA SYNCHRONIZATION	20
2.3.1 SENSOR TIME	
2.4 Data Processing	21
2.4.1 Data Processing Accelerometer	23
2.5 FIFO	28
2.5.1 FIFO FRAMES	
2.6 Interrupt Controller	32
2.6.1 Any-motion Detection (Accel) 2.6.2 Significant Motion (Accel) 2.6.3 Step Detector (Accel) 2.6.4 Tap Sensing (Accel) 2.6.5 Orientation Recognition (Accel) 2.6.6 Flat Detection (Accel) 2.6.7 Low-g/free-fall Detection (Accel) 2.6.8 High-g Detection (Accel) 2.6.9 Slow-Motion Alert / No-Motion Interrupt (Accel) 2.6.10 Data Ready Detection (Accel, Gyro and Mag) 2.6.11 PMU Trigger (Gyro) 2.6.12 FIFO Interrupts (Accel, Gyro, and Mag)	
2.7 STEP COUNTER	49
2.8 DEVICE SELF-TEST	49
2.8.1 SELF-TEST ACCELEROMETER	50
2.9 Offset Compensation	52
2.9.1 FAST OFFSET COMPENSATION	



Page 5

2.10 Non-Volatile Memory	53
2.11 Register Map	
2.11.1 REGISTER (0x00) CHIPID	
2.11.1 REGISTER (0X00) CHIPID	
2.11.3 REGISTER (0x03) PMU STATUS	
2.11.4 REGISTER (0x04-0x17) DATA	
2.11.5 REGISTER (0x18-0x1A) SENSORTIME	59
2.11.6 REGISTER (0x1B) STATUS	60
2.11.7 REGISTER (0x1C-0x1F) INT_STATUS	
2.11.8 REGISTER (0x20-0x21) TEMPERATURE	
2.11.9 REGISTER (0x22-0x23) FIFO_LENGTH	
2.11.10 REGISTER (0x24) FIFO_DATA	64
2.11.11 REGISTER (0x40) ACC_CONF	
2.11.12 REGISTER (0x41) ACC_RANGE	
2.11.13 REGISTER (0X42) GTR_CONF	60 67
2.11.15 REGISTER (0X44) MAG CONF	
2.11.16 REGISTER (0x45) FIFO_DOWNS	
2.11.17 REGISTER (0x46-0x47) FIFO CONFIG	
2.11.18 REGISTER (0x4C-0x4F) MAG IF	
2.11.19 REGISTER (0x50-0x52) INT_EN	
2.11.20 REGISTER (0x53) INT_OUT_CTRL	
2.11.21 REGISTER (0x54) INT_LATCH	
2.11.22 REGISTER (0x55-0x57) INT_MAP	
2.11.23 REGISTER (0x58-0x59) INT_DATA	
2.11.24 REGISTER (0x5A-0x5E) INT_LOWHIGH	/b
2.11.26 REGISTER (0x63-0x64) INT TAP	۰۰۰۰۰۰ ۲۵
2.11.27 REGISTER (0x65-0x66) INT ORIENT	
2.11.28 REGISTER (0x67-0x68) INT FLAT	
2.11.29 REGISTER (0x69) FOC CONF	
2.11.30 REGISTER (0x6A) CONF	
2.11.31 REGISTER (0x6B) IF_CONF	84
2.11.32 REGISTER (0x6C) PMU_TRIGGER	
2.11.33 REGISTER (0x6D) SELF_TEST	
2.11.34 REGISTER (0x70) NV_CONF	
2.11.35 REGISTER (0x71-0x77) OFFSET	87
2.11.36 REGISTER (0x78-0x79) STEP_CNT	
2.11.37 REGISTER (0x7A-0x7B) STEP_CONF	
2.11.36 REGISTER (UXTE) CIND	90
3. DIGITAL INTERFACES	92
3.1 PROTOCOL SELECTION	92
3.2 SPI Interface	93
3.3 I2C Interface	
3.4 SPI AND I <sup>2</sup> C ACCESS RESTRICTIONS	
4. PIN-OUT AND CONNECTION DIAGRAMS	
4.1 PIN-OUT	101
4.2 CONNECTION DIAGRAMS	102



Page 6

4.2.1 I <sup>2</sup> C	
4.2.2 SPI 3-WIRE	
5. PACKAGE	
5.1 OUTLINE DIMENSIONS	105
5.2 Sensing Axes Orientation	105
5.3 LANDING PATTERN RECOMMENDATION	106
5.4 Marking	108
5.4.1 Mass Production Marking	
5.5 SOLDERING GUIDELINES	109
5.6 HANDLING INSTRUCTIONS	110
5.7 TAPE AND REEL SPECIFICATION	110
5.7.1 ORIENTATION WITHIN THE REEL	111
5.8 ENVIRONMENTAL SAFETY	111
5.8.1 HALOGEN CONTENT	
6. LEGAL DISCLAIMER	112
6.1 Engineering Samples	112
6.2 PRODUCT USE	112
6.3 Application Examples and Hints	112
7 DOCUMENT HISTORY AND MODIFICATIONS	113



Page 7

### 1. Specification

If not stated otherwise, the given values are over lifetime and full performance temperature and voltage ranges, minimum/maximum values are  $\pm 3\sigma$ . The specifications are split into accelerometer, gyroscope and geomagnetic sensor sections of the BMX160.

### 1.1 Electrical Specification

VDD and VDDIO can be ramped in arbitrary order without causing the device to consume significant currents. The values of the voltage at VDD and the VDDIO pins can be chosen arbitrarily within their respective limits. The device only operates within specifications if the both voltages at VDD and VDDIO pins are within the specified range. The voltage levels at the digital input pins must not fall below GNDIO-0.3V or go above VDDIO+0.3V to prevent excessive current flowing into the respective input pin. BMX160 contains a brownout detector, which ensures integrity of data in the non-volatile memory under all operating conditions.


Table 1: Electrical parameter specification

OPERATING CONDITIONS BMX160								
Parameter	Symbol	Condition	Min	Тур	Max	Unit		
Supply Voltage Internal Domains	$V_{DD}$		1.71	3.0	3.6	V		
Supply Voltage I/O Domain	$V_{\text{DDIO}}$		1.2	2.4	3.6	V		
Voltage Input Low Level	$V_{IL,a}$	SPI			0.3V <sub>DDIO</sub>	-		
Voltage Input High Level	$V_{\text{IH,a}}$	SPI	0.7V <sub>DDIO</sub>			-		
Voltage Output	Voi	V <sub>DDIO</sub> =1.62V, I <sub>OL</sub> =3mA, SPI			0.2V <sub>DDIO</sub>	-		
Low Level	$V_{OL,a}$	V <sub>DDIO</sub> =1.2V, I <sub>OL</sub> =3mA, SPI			0.23V <sub>DDIO</sub>	-		
Voltage Output	$V_{OH,a}$	V <sub>DDIO</sub> =1.62V, I <sub>OH</sub> =3mA, SPI	0.8V <sub>DDIO</sub>			-		
High Level	<b>V</b> OH,a	V <sub>DDIO</sub> =1.2V, I <sub>OH</sub> =3mA, SPI	0.62V <sub>DDIO</sub>			-		
Operating Temperature	TA		-40		+85	°C		
NVM Write-cycles	n <sub>NVM</sub>	Non-volatile memory	14			Cycles		
		Gyro in fast start-up, accel and mag in suspend mode, $T_A=25^{\circ}C$		500				
Current Consumption	Inn	Gyro and accel and mag <sup>1</sup> full operation mode		1585		μΑ		
at T <sub>A</sub> =25°C	טטי	Gyro full operation mode, accel and mag in suspend		850		μΑ		
		Mag <sup>2</sup> in regular preset, ODR = 12.5Hz, gyro and accel in suspend		660				

\_

<sup>&</sup>lt;sup>1</sup> Geomagnetic in regular preset at ODR=12.5Hz, magnetometer interface in low power mode

<sup>&</sup>lt;sup>2</sup> Magnetometer interface in low power mode



	Accel full operation mode, gyro and mag in suspend	180		
	Gyro, accel and mag in suspend mode, T <sub>A</sub> =25°C	4		
	Significant motion detector, accel in low power mode @50Hz, gyro and mag in suspend		30	
	Step detector, accel in low power mode @50Hz, gyro and mag in suspend		30	

### 1.2 Electrical and Physical Characteristics, Measurement Performance


Table 2: Electrical characteristics accelerometer

OPERATING CONDITIONS ACCELEROMETER								
Parameter	Symbol	Condition	Min	Тур	Max	Units		
	g <sub>FS2g</sub>	Selectable via serial digital interface		±2		g		
Assolantian Dance	<b>g</b> FS4g			±4		g		
Acceleration Range	<b>g</b> FS8g			±8		g		
	<b>g</b> FS16g			±16		g		
Start-up Time	<b>t</b> A,su	Suspend/low power mode to normal mode, ODR=1.6kHz		3.2		ms		

OUTPUT SIGNAL ACCELEROMETER									
Parameter	Symbol	Condition	Min	Тур	Max	Units			
Resolution				16		bit			
	$S_{2g}$	g <sub>FS2g</sub> , T <sub>A</sub> =25°C	15729	16384	17039	LSB/g			
Sensitivity	S <sub>4g</sub>	g <sub>FS4g</sub> , T <sub>A</sub> =25°C	7864	8192	8520	LSB/g			
Serisiuvity	S <sub>8g</sub>	g <sub>FS8g</sub> , T <sub>A</sub> =25°C	3932	4096	4260	LSB/g			
	S <sub>16g</sub>	g <sub>FS16g</sub> , T <sub>A</sub> =25°C	1966	2048	2130	LSB/g			
Sensitivity Temperature Drift	TCSA	g <sub>FS8g</sub> , Nominal V <sub>DD</sub> supplies best fit straight line		±0.03		%/K			
Sensitivity Change over Supply Voltage	S <sub>A,VDD</sub>	$T_A = 25$ °C, $V_{DD,min} \le V_{DD} \le V_{DD,max}$ best fit straight line		0.01		%/V			
Zero-g Offset	Off <sub>A, init</sub>	$g_{FS8g}$ , $T_A$ =25°C, nominal $V_{DD}$ supplies, component level		±25		mg			
	$Off_{A,board}$	$g_{FS8g}$ , $T_A$ =25°C, nominal $V_{DD}$ supplies, soldered, board level		±40		mg			

BST-BMX160-DS000-12 | Revision 1.2 | January 2019

Bosch Sensortec



	Offa,msl	$g_{FS8g}$ , $T_A=25^{\circ}C$ , nominal $V_{DD}$ supplies, after MSL1-prec. $^3$ / soldered		±70		mg
	Off <sub>A,life</sub>	$g_{\text{FS8g}}$ , $T_{\text{A}}$ =25°C, nominal $V_{\text{DD}}$ supplies, soldered, over life time <sup>4</sup>		±150		mg
Zero-g Offset Temperature Drift	TCOA	g <sub>FS8g</sub> , Nominal V <sub>DD</sub> supplies best fit straight line		±1.0		mg/K
Nonlinearity	NLA	Best fit straight line, gFS8g		±0.5		%FS
Outrout Naiss	n <sub>A,nd</sub>	$g_{FS8g}$ , $T_A=25^{\circ}C$ , nominal $V_{DD}$ , Normal mode		180		μg/√Hz
Output Noise	n <sub>A,rms</sub>	Filter setting 80 Hz, ODR 200 Hz		1.8		mg-rms
Cross Axis Sensitivity	SA	Relative contribution between any two of the three axes		1		%
Alignment Error	E <sub>A</sub>	Relative to package outline		±0.5		0
Output Data rate (set of x,y,z rate)	ODRA		12.5		1600	Hz
Output Data rate accuracy (set of x,y,z rate)	AODRA	Normal mode, over whole operating temperature range		±1		%

Table 3: Electrical characteristics gyroscope

OPERATING CONDITIONS GYROSCOPE									
Parameter	Symbol	Condition	Min	Тур	Max	Unit			
	R <sub>FS125</sub>			125		°/s			
	R <sub>FS250</sub>			250		°/s			
Range	R <sub>FS500</sub>	Selectable via serial digital interface		500		°/s			
	R <sub>F</sub> S1000			1,000		°/s			
	R <sub>FS2000</sub>			2,000		°/s			
Start-up Time	<b>t</b> G,su	Suspend to normal mode $ODR_{\text{G}} {=} 1600 \text{Hz}$		55		ms			
	<b>t</b> G,FS	Fast start-up to normal mode		10		ms			

OUTPUT SIGNAL GYROSCOPE								
Sensitivity	RFS2000	Ta=25°C	15.7	16.4	17.1	LSB/°/s		
	R <sub>FS1000</sub>	Ta=25°C	31.3	32.8	34.3	LSB/º/s		
	R <sub>FS500</sub>	Ta=25°C	62.6	65.6	68.6	LSB/º/s		
	R <sub>FS250</sub>	Ta=25°C	125.3	131.2	137.1	LSB/º/s		

 $<sup>^{\</sup>rm 3}$  Values taken from qualification, according to JEDEC J-STD-020D.1  $^{\rm 4}$  Values taken from qualification, according to JEDEC J-STD-020D.1



Page 10

	_					
	R <sub>FS125</sub>	Ta=25°C	250.6	262.4	274.2	LSB/º/s
Sensitivity Change over Temperature	TCS <sub>G</sub>	R <sub>FS2000</sub> , Nominal V <sub>DD</sub> supplies best fit straight line		±0.02		%/K
Sensitivity Change over Supply Voltage	S <sub>G</sub> ,VDD	$\label{eq:total_decomposition} \begin{split} & T_A\text{=}25^{\circ}C, \\ & V_{DD,min} \leqslant V_{DD} \leqslant V_{DD,max} \\ & \text{best fit straight line} \end{split}$		0.01		%/V
Nonlinearity	NL <sub>G</sub>	Best fit straight line RFS1000, RFS2000		0.1		%FS
g- Sensitivity		Sensitivity to acceleration stimuli in all three axis (frequency <20kHz)			0.1	°/s/g
Zero-Rate Offset	$\begin{array}{c} \text{Off } \Omega_{\text{X}} \\ \Omega_{\text{y and }} \Omega_{\text{z}} \end{array}$	$T_A = 25$ °C, fast offset compensation off		±3		°/s
Zero-Rate Offset Over Temperature	$\begin{array}{c} \text{Off } \Omega_{\text{X, oT}} \\ \Omega_{\text{y, oT and}} \\ \Omega_{\text{z,oT}} \end{array}$	-40°C ≤ T <sub>A</sub> ≤+85°C		±3		°/s
Zero-Rate Offset Change over Temperature	TCO <sub>G</sub>	-40°C ≤ T <sub>A</sub> ≤+85°C, best fit straight line		0.05		°/s/K
	$n_{G,nD}$	@10 Hz		0.007		°/s/√Hz
Output Noise	n <sub>G,rms</sub>	Filter setting 74.6Hz, ODR 200 Hz		0.07		°/s rms
Bias stability	BS <sub>G</sub>			3		°/h
Output Data Rate (set of x,y,z rate)	ODR <sub>G</sub>		25		3200	Hz
Output Data rate accuracy (set of x,y,z rate)	AODR <sub>G</sub>	Over whole operating temperature range		±1		%
Cross Axis Sensitivity	$\chi_{G,S}$	Sensitivity to stimuli in non-sense-direction			2	%

Table 4: Electrical characteristics geomagnetic sensor

OPERATING CONDITIONS GEOMAGNETIC SENSOR									
Parameter	Symbol	Condition	Min	Тур	Max	Unit			
Magnetic Field	$B_{rg,xy}$	T <sub>A</sub> =25°C <sup>5</sup>		±1150		μΤ			
Range	$B_{rg,z}$			±2500		μΤ			
Start-up Time	t <sub>w_up,m</sub>	POR time, from OFF to suspend mode; time starts when VDD>1.5V and VDDIO>1.1V			1.0	ms			
	t <sub>s_up,m</sub>	from suspend to sleep			3.0	ms			

\_

 $<sup>^{\</sup>rm 5}$  Full linear measurement range considering sensor offsets



Page 11

		OUTPUT SIGNAL GEOMAGNET	TIC SENSOR			
Parameter	Symbol	Condition	Min	Тур	Max	Unit
Device Resolution	D <sub>res,m</sub>	T <sub>A</sub> =25°C		0.3		μΤ
Gain Error <sup>6</sup>	$G_{\text{err,m}}$	After API compensation $T_A=25^{\circ}C$ Nominal $V_{DD}$ supplies		±2		%
Sensitivity Temperature Drift	TCS <sub>m</sub>	After API compensation -40°C $\leq$ T <sub>A</sub> $\leq$ +85° C Nominal V <sub>DD</sub> supplies		±0.01		%/K
Zero-B Offset	OFFm	T <sub>A</sub> =25°C		±40		μΤ
Zero-B Offset	OFF <sub>m,cal</sub>	After software calibration with Bosch Sensortec eCompass software $^7$ -40°C $\leqslant$ T <sub>A</sub> $\leqslant$ +85° C		±2		μΤ
Magnetometer Heading Accuracy <sup>8</sup>	Acheading	$30\mu T$ horizontal geomagnetic field component, $T_A$ =25°C			±2.5	deg
	odr <sub>lp</sub>	Low power preset				Hz
ODR (Output	$odr_{rg}$	Regular preset				Hz
Data Rate), Forced Mode <sup>9</sup>	odr <sub>eh</sub>	Enhanced regular preset		12.5		Hz
	$odr_{ha}$	High accuracy preset				Hz
Full-scale Nonlinearity	NL <sub>m</sub> , FS	best fit straight line			1	%FS
	n <sub>rms,lp,m,xy</sub>	Low power preset x, y-axis, $T_A$ =25°C Nominal $V_{DD}$ supplies		1.0		μΤ
	Nrms,lp,m,z	Low power preset z-axis, T <sub>A</sub> =25°C Nominal V <sub>DD</sub> supplies		1.4		μΤ
Output Noise	<b>n</b> rms,rg,m	Regular preset T <sub>A</sub> =25°C Nominal V <sub>DD</sub> supplies		0.6		μΤ
	n <sub>rms,eh,m</sub>	Enhanced regular preset $T_A=25^{\circ}\text{C}$ Nominal $V_{DD}$ supplies		0.5		μT

<sup>6</sup> Definition: gain error = ( (measured field after API compensation) / (applied field) ) - 1

<sup>&</sup>lt;sup>7</sup> Magnetic zero-B offset assuming calibration with Bosch Sensortec sensor fusion software. Typical value after applying calibration movements containing various device orientations (typical device usage)

<sup>&</sup>lt;sup>8</sup> The heading accuracy depends on hardware and software. A fully calibrated sensor and ideal tilt compensation are assumed

<sup>&</sup>lt;sup>9</sup> The geomagnetic sensor is operated in the forced mode. The recommended ODR in this mode for all presets is 12.5Hz. For more details on according current consumptions and noise figures. Pls. refer to Table 11 in chapter 2.2.1.2.

<b>BOSCH</b>		<b>BMX160</b> Data sheet					
	n <sub>rms,ha,m</sub>	High accuracy preset T <sub>A</sub> =25°C Nominal V <sub>DD</sub> supplies		0.3		μΤ	
Power Supply Rejection Rate	PSRR <sub>m</sub>	$T_A$ =25°C Nominal $V_{DD}$ supplies		±0.5		μT/V	

Table 5: Electrical characteristics temperature sensor

OPERATING CONDITIONS AND OUTPUT SIGNAL OF TEMPERATURE SENSOR											
Parameter	Symbol	Condition	Min	Тур	Max	Unit					
Temperature Sensor Measurement Range	Ts		-40		85	°C					
Temperature Sensor Slope	dTs			0.002		K/LSB					
Temperature Sensor Offset	OTs			±2		К					
Output Data Rate	ODRT	Accelerometer on or gyro in fast start-up		0.8		Hz					
·		Gyro active		100		Hz					
Resolution	n <sub>T</sub>	Accelerometer on or gyro in fast start-up		8		bit					
		Gyro active		16		bit					



Page 13

### 1.3 Absolute Maximum Ratings

Table 6: Absolute maximum ratings

Parameter	Condition	Min	Max	Units
V liver of O and B's	V <sub>DD</sub> Pin	-0.3	4.0	V
Voltage at Supply Pin	V <sub>DDIO</sub> Pin	-0.3	4.0	V
Voltage at any Logic Pin	Non-Supply Pin	-0.3	V <sub>DDIO</sub> +0.3	V
Passive Storage Temp. Range	≤65% rel. H.	-50	+150	°C
None-Volatile Memory (NVM)  Data Retention	T = 85°C, after 15 cycles	10		years
	Duration 200 µs, half sine		10,000	g
Mechanical Shock	Duration 1.0 ms, half sine		2,000	g
	Free fall onto hard surfaces		1.8	m
	HBM, at any Pin		2	kV
ESD	CDM		500	V
	MM		200	V
Magnetic Field	Any direction		7	T

Note: Stresses above these listed maximum ratings may cause permanent damage to the device. Exposure beyond specified electrical characteristics as specified in Table 1 may affect device reliability or cause malfunction.



### 2. Functional Description

#### 2.1 Block Diagram

The figure below depicts the dataflow in BMX160 and the configuration parameters for data rates:




Figure 1: Block diagram of data flow

The pre-filtered input data may be already temperature compensated or other low level correction operations may be applied to them.

The data from the sensor are always sampled with a data rate of 6400 Hz for the gyroscope and 1600 Hz for the accelerometer. The data are filtered to an output data rate configured in the Register (0x40) ACC\_CONF and Register (0x42) GYR\_CONF for accelerometer and gyroscope, respectively. The data processing implements a low pass filter configured in the Register (0x40) ACC\_CONF and Register (0x42) GYR\_CONF for accelerometer and gyroscope, respectively. In addition further down sampling for the interrupt engines and the FIFO is possible and configured in the Register (0x45) FIFO\_DOWNS. This down sampling discards data frames.

The data from the magnetometer are handled in a different way with respect to the accelerometer or gyroscope data. The magnetometer interface within BMX160 will periodically trigger measurements (force mode) of the magnetometer to sample data. The output data rate is configured in the Register (0x44) MAG\_CONF. Balance between output noise and active time (hence power consumption) can be adjusted by the repetition settings for x/y-axis and z-axis through the magnetometer interface manual mode, see section 2.2.1.2.

The BMX160 allows the configuration of the magnetometer interface directly through the registers in Register (0x4C-0x4F) MAG\_IF. Further necessary configuration of the magnetometer itself must be done through indirect access. The details are explained in section 2.4.3.1.

The sensor time is synchronized with the update of the data register.



Page 15

#### 2.2 Power Modes

By default BMX160 accelerometer, gyroscope, magnetometer and magnetometer interface are in suspend mode after powering up the device. As mentioned in section 2.1, the data from the magnetometer are handled and configured in a different way compared to the accelerometer or gyroscope data. As a result, magnetometer and magnetometer interface have separate power modes.

The device is powering up in less than 10 ms. In the following sections, the power modes for accelerometer, gyroscope, magnetometer and magnetometer interface are described.

Magnetometer Magnetometer Accelerometer Gyroscope Interface full operation Normal Force mode mode mode Fast Startup mode Sleep modes Suspend Suspend mode Low power Low power Force mode modes mode

Table 7: Power modes of accel, gyro, mag if and mag in BMX160

Suspend and fast start-up modes are *sleep modes*. Switching between normal and low power mode will not impact the output data from the sensor. This allows the system to switch from low power mode to normal mode to read out the sensor data in the FIFO with a data rate limited by the serial interface.

When all sensors are in suspend or low power mode, burst writes are not supported, normal writes need wait times after the write command is issued ( $\sim$ 400  $\mu$ s), and burst reads are not supported on Register (0x24) FIFO\_DATA. If all sensors (accelerometer, gyroscope or magnetometer) are in either suspend or low power mode, the FIFO must not be read.

#### Accelerometer

- **Normal mode:** Full chip operation
- Low power mode: Duty-cycling between suspend and normal mode. FIFO data readout are supported in lower power mode to a limited extent, see Register (0x03) PMU\_STATUS
- **Suspend mode**: No sampling takes place, all data is retained, and delays between subsequent I<sup>2</sup>C operations are allowed. Sensors are powered off but the digital circuitry is still active

#### Gyroscope

- Normal mode: Same as accelerometer
- Suspend mode: Same as accelerometer
- Fast start-up mode: In fast start-up mode the sensing analog part is powered down, while the drive and the digital part remain largely operational. No data acquisition is performed. The latest data rate and the content of all configuration registers are kept. The fast start-up mode allows a fast transition (≤10 ms) into normal mode (and low power mode for magnetometer) while keeping power consumption significantly lower than in normal and low power mode

Page 16

#### Magnetometer Interface

- Low power mode: 1) In setup mode\*: It allows the user to configure the magnetometer using indirect addressing; 2) In data mode\*: It triggers the magnetometer force mode periodically. FIFO data readout are supported in low power mode to a limited extent, see Register (0x03) PMU STATUS
- Normal mode: Similar to low power mode but FIFO data readout are supported
- **Suspend mode**: Neither magnetometer configuration nor triggering of magnetometer force mode take place
- \* Note: Setup mode and data mode are two basic configurations of the magnetometer interface, see section 2.4.3.1.

#### Magnetometer

- **Force mode:** Selected magnetometer channels are measured according to data acquisition presets described in section 2.2.1.2 and then the magnetometer goes to sleep mode. This design assures an optimized power consumption
- **Sleep mode:** Force mode can be triggered. All the magnetometer data acquisition presets remain. Magnetometer can only be indirectly configured via magnetometer interface when it is in sleep mode
- **Suspend mode**: No force mode can be triggered. All the data acquisition presets will be cleared and no magnetometer configuration can be done. From suspend mode, magnetometer must be put into sleep mode first, and then the data acquisition presets can be configured.

It is mandatory to put magnetometer into suspend mode before putting magnetometer interface into suspend mode.

#### 2.2.1 Transitions between Power Modes

#### 2.2.1.1 Accelerometer and Gyroscope Power Modes

The table below for the power modes of gyroscope and accelerometer shows which power mode combinations are supported by BMX160.

With regard to the below diagram, transitions between power modes are only allowed in horizontal or vertical direction. Transitions in diagonal direction are not supported.

Table 8: Typical total current consumption in µA according to accel/gyro modes

Typical current consumption in μA <sup>10</sup>		Accelerometer Mode					
(geomagnetic senso	Suspend	Normal	Low Power				
	Suspend	3	180	See Table 9			
Gyroscope Mode	Fast Start-up	500	580	n.a.			
Wode	Normal	850	925	n.a.			

<sup>&</sup>lt;sup>10</sup> Preliminary values to be updated.

-

The power mode setting can be configured independently from the output data rate set. The main difference between normal and low power mode is the power consumption as shown in the figure below. If the sleep time between two configured sampling intervals becomes too short to duty cycle between suspend and normal mode, the accelerometer stays automatically in normal mode. In order to make the transition between low power and normal mode as transparent as possible, an undersampling mode is defined in such a way that it mimics the behavior of the lower data rate in low power mode in normal mode. The low power mode then only switches clock sources.




Figure 2: Low power and normal mode operation

#### 2.2.1.1.1 Low Power Mode of Accelerometer

In low power modes the accelerometer toggles between normal mode and suspend mode. The power consumption is given by the power consumption in normal mode times the fraction of time the sensor is in normal mode. The time in normal mode is defined by the startup time of the MEMS element, plus the analogue settling time. This results in a minimum time in normal mode of the settling time plus (averaged samples)/1600 Hz.

Regarding register read and write operations, the note in section 0 applies.

#### 2.2.1.1.2 Power Consumption of Accelerometer in Low Power Mode

When accelerometer and gyroscope are operated in normal mode, there is no significant dependence on the specific settings like ODR, undersampling and bandwidth. The same applies to the fast power up mode of the gyroscope. If the accelerometer, however, is operated in low power mode and undersampling is enabled, the power consumption of it depends on the two parameters ODR and number of averaging cycles.

In low power mode (gyroscope in suspend), the actual power consumption depends on the selected setting in Register (0x40) ACC\_CONF.



Table 9: Typical total current consumption in µA according to number of averaging cycles and accelerometer ODR settings (gyroscope in suspend mode and accelerometer in low power mode and undersampling)

Typical current consumption	. i A 11		Α١	/G – nu	mber of	f avera	ging cy	cles	
Typical current consumption	ı ın µA	1	2	4	8	16	32	64	128
000	0.7812 5	3	3	4	4	5	6	9	14
ODR of accelerometer	1.5625	4	4	4	5	6	9	14	25
in low power mode	3.125	4	5	5	7	9	15	25	46
[Hz]	6.25	6	6	8	10	16	26	47	90
(gyroscope,	12.5	8	10	12	18	28	49	92	n. m.*
magnetometer	25	14	17	22	32	54	96 normal mode <sup>3</sup>		ıl mode*
and	50	25	30	41	62	104	no	rmal mo	ode*
magnetometer interface are in suspend	100	46	57	78	121		norma	l mode*	•
mode)	200	90	111	154		no	rmal mo	ode*	
<b>,</b>	400	172	172		normal mode*				
	800				norma	l mode*			
	normal mode*								

<sup>\*</sup> Note: Those combinations are not available in low-power mode. Switching to normal power mode is required to for these combinations.

#### 2.2.1.1.3 Noise of Accelerometer in Low Power Mode

When acc us=1, accelerometer is in undersampling mode. The noise is only depending on the number of averaging cycles.

Table 10: Accel noise in mg according to averaging with undersampling (range +/- 8g)

AVG – number of averaging cycles	1	2	4	8	16	32	64	128
RMS-noise (typ.) [mg]	4.3	3.5	3.0	2.0	1.5	1.1	0.7	0.5

#### 2.2.1.2 Magnetometer Modes

When the force mode of magnetometer is triggered by magnetometer interface at a defined ODR, desired balance between output noise and active time (hence power consumption) can be adjusted. There are four recommended presets (High accuracy preset, Enhanced regular preset, Regular preset, Low power preset) which reflect the most common usage scenarios, i.e. required output accuracy at a given current consumption of the magnetometer.

The four presets are automatically set by the BMX160 API or driver provided by Bosch Sensortec when a preset is selected. The following table shows the recommended presets, the resulting magnetic field output noise and current consumption:

<sup>&</sup>lt;sup>11</sup> Values are to be updated



Page 19

Table 11: Recommended presets for repetitions and output data rates

Preset	Recommended ODR [Hz]	Max ODR  f <sub>max,ODR</sub> [Hz]	RMS noise x/y/z [μΤ]	Average current consumption at recommended ODR [mA] (mag_if in low power mode)
Low Power Preset	12.5	200	1.0/1.0/1.4	0.28
Regular Preset	12.5	100	0.6/0.6/0.6	0.66
Enhanced Regular Preset	12.5	50	0.5/0.5/0.5	1.06
High AccuracyPreset	12.5	12.5	0.3/0.3/0.3	3.00

#### 2.2.2 PMU (Power Management Unit)

The integrated PMU (Power Management Unit) allows advanced power management features by combining power management features of all built-in sensors and externally available wake-up devices. See section 2.6.11, PMU Trigger (Gyro).

#### 2.2.2.1 Automatic Gyroscope Power Mode Changes

To further lower the power consumption, the gyroscope may be configured to be temporarily put into sleep mode, which is in BMX160 configurable as suspend or fast-start-up mode, when no motion is detected by the accelerometer. This mode benefits from the accelerometer any-motion and nomotion interrupt that is used to control the power state of the gyroscope. To configure this feature Register (0x6C) PMU TRIGGER is used.

#### 2.2.2.2 Power Management of the Magnetometer

The PMU allows advanced power management with the magnetometer. To put the magnetometer into suspend mode, magnetometer interface manual mode is required, see detail information in section 2.4.3.1.1. Set the magnetometer interface after that to suspend mode using the *mag\_set\_pmu\_mode* command in the Register (0x7E) CMD. Changing the magnetometer interface power mode to suspend does not imply any mode change in the magnetometer. Configuration example can be found in section 2.4.3.1.3.

#### 2.3 Sensor Timing and Data Synchronization

#### 2.3.1 Sensor Time

The Register (0x18-0x1A) SENSORTIME is a free running counter, which increments with a resolution of 39  $\mu$ s. All sensor events e.g. updates of data registers are synchronous to this register as defined in the table below. With every update of the data register or the FIFO, a bit m in the Register (0x18-0x1A) SENSORTIME toggles where m depends on the output data rate for the data register and the output data rate and the FIFO down sampling rate for the FIFO. The table below shows which bit toggles for which update rate of data register and FIFO. The time stamps in Register (0x18-0x1A) SENSORTIME are available independent of the power mode the device is in.



Page 20

Table 12: Sensor time

Bit m in sensor_time	Resolution [ms]	Update rate [Hz]
0	0.039	25641
1	0.078	12820
2	0.156	6400
3	0.3125	3200
4	0.625	1600
5	1.25	800
6	2.5	400
7	5	200
8	10	100
9	20	50
10	40	25
11	80	12.5
12	160	6.25
13	320	3.125
14	640	1.56
15	1280	0.78
16	2560	0.39
17	5120	0.20
18	10240	0.10
19	20480	0.049
20	40960	0.024
21	81920	0.012
22	163840	0.0061
23	327680	0.0031

#### 2.3.2 Data Synchronization

The sensor data from accelerometer and gyroscope are strictly synchronized on hardware level, i.e. they run on exactly the same sampling rate. The magnetometer is also synchronized with accelerometer and gyroscope by taking acquisition time and the magnetometer interface into account.

BMX160 supports various level of data synchronization:

- Internal hardware synchronization of accelerometer, gyroscope and magnetometer data
- $\bullet$  High precision synchronization of sensor data through hardware timestamps. The hardware timestamp resolution is 39  $\mu s$
- Hardware synchronization of the data of accelerometer, gyroscope and magnetometer through a unique DRDY interrupt signal
- FIFO entries of the accelerometer, gyroscope and magnetometer are already synchronized by hardware. The according time stamp can be provided with each full FIFO read

#### 2.4 Data Processing

The accelerometer digital filter can be configured through the parameters:  $acc\_bwp$ ,  $acc\_odr$  and  $acc\_us$ . The gyroscope digital filter can be configured through the parameters:  $gyr\_bwp$  and



Page 21

gyr\_odr. There is no undersampling parameter for the gyroscope. For the magnetometer, the output data rate can be set in the 2.11.15Register (0x44) MAG\_CONF through the parameter mag\_odr. For magnetometer preset configuration, indirect addressing is used (see details about this addressing in Section 2.4.3.1).

#### Note:

Illegal settings in configuration registers will result in an error code in the Register (0x02) ERR\_REG. The content of the data register is undefined, and if the FIFO is used, it may contain no value.

#### **2.4.1 Data Processing Accelerometer**

The accelerometer digital filter can be configured through the parameters:  $acc\_bwp$ ,  $acc\_odr$  and  $acc\_us$  in Register (0x40) ACC\_CONF for the accelerometer. The accelerometer data can only be processed in normal power mode or in low power mode.

#### 2.4.1.1 Accelerometer data processing for normal power mode

When normal power mode is used, the undersampling mode should be disabled ( $acc\_us=0b0$ ). In this configuration mode, the accelerometer data is sampled at equidistant points in the time, defined by the accelerometer output data rate parameter ( $acc\_odr$ ). The output data rate can be configured in one of eight different valid ODR configurations going from 12.5 Hz up to 1600 Hz.

Note: Lower ODR values than 12.5 Hz are not allowed when undersampling mode is not enabled. If they are used they result in an error code in Register (0x02) ERR\_REG.

When  $acc\_us=0b0$ , the  $acc\_bwp$  parameter needs to be set to 0b010 (normal mode). The filter bandwidth shows a 3 dB cutoff frequency shown in the following table:

Table 13: 3 dB cutoff frequency of the accelerometer according to ODR with normal filter mode

Accelerometer ODR [Hz]	12,5	25	50	100	200	400	800	1600
3 dB Cutoff frequency [Hz]	5.06	10.12	20.25	40.5	80	162 (155 for Z axis)	324 (262 for Z axis)	684 (353 for Z axis)

The noise is also depending on the filter settings and ODR, see table below.

Table 14: Accelerometer noise in mg according to ODR with normal filter mode (range +/- 8g)

ODR in Hz	25	50	100	200	400	800	1600
RMS-Noise (typ.) [mg]	0.6	0.7	1.0	1.5	2.2	2.8	4.3

When the filter mode is set to **OSR2** ( $acc\_bwp = 0b001$  and  $acc\_us = 0b0$ ), both stages of the digital filter are used and the data is oversampled with an oversampling rate of 2. That means that for a certain filter configuration, the ODR has to be 2 times higher than in the normal filter mode. Conversely, for a certain filter configuration, the filter bandwidth will be the half of the bandwidth achieved for the same ODR in the normal filter mode. For example, for ODR= 50 Hz the 3 dB cutoff frequency is 10.12 Hz.

When the filter mode is set to **OSR4** (acc\_bwp= 0b000 and acc\_us= 0b0), both stages of the digital filter are used and the data is oversampled with an oversampling rate of 4. That means that



Page 22

for a certain filter configuration, the ODR has to be 4 times higher than in the normal filter mode. Conversely, for a certain filter configuration, the filter bandwidth will be 4 times smaller than the bandwidth achieved for the same ODR in the normal filter mode. For example, for ODR= 50 Hz the 3 dB cutoff frequency is 5.06 Hz.

#### 2.4.1.2 Accelerometer data processing for low power mode

When low power mode is used, the undersampling mode must be enabled ( $acc\_us=0b1$ ). In this configuration mode, the accelerometer regularly changes between a suspend power mode phase where no measurement is performed and a normal power mode phase, where data is acquired. The period of the duty cycle for changing between suspend and normal mode will be determined by the output data rate ( $acc\_odr$ ). The output data rate can be configured in one of 12 different valid ODR configurations going from 0.78 Hz up to 1600 Hz.

The samples acquired during the normal mode phase will be averaged and the result will be the output data. The number of averaged samples can be determined by the parameter *acc\_bwp* through the following formula:

averaged samples = 2<sup>(Val(acc\_bwp))</sup> skipped samples = (1600/ODR)-averaged samples

A higher number of averaged samples will result in a lower noise level of the signal, but since the normal power mode phase is increased, the power consumption will also rise. This relationship can be observed in section 2.2.1.1.2.

Note: When undersampling (acc\_us=0b1 in Register (0x40) ACC\_CONF) and the use of prefiltered data for interrupts or FIFO is configured an error code is flagged in Register (0x02) ERR\_REG. Pre-filtered data for interrupts are configured through int\_motion\_src= 0b1 or int\_tap\_src= 0b1 in Register (0x58-0x59) INT\_DATA. Pre-filtered data for the FIFO are configured through acc fifo filt data= 0b0 in Register (0x45) FIFO DOWNS.

#### 2.4.2 Data Processing Gyroscope

The gyroscope digital filter can be configured through the parameters:  $gyr\_bwp$  and  $gyr\_odr$  in GYR\_CONF for the gyroscope. There is no undersampling option for the gyroscope data processing. The gyroscope data can only be processed in normal power mode.

There are three data processing modes defined by *gyr\_bwp*. Normal mode, OSR2, OSR4. For details see chapter 2.11.13.

#### 2.4.2.1 Gyroscope data processing for normal power mode

When the filter mode is set to normal ( $gyr\_bwp = 0b010$ ), the gyroscope data is sampled at equidistant points in the time, defined by the gyroscope output data rate parameter ( $gyr\_odr$ ). The output data rate can be configured in one of eight different valid ODR configurations going from 25 Hz up to 3200 Hz.

Note: Lower ODR values than 25 Hz are not allowed. If they are used, they result in an error code in Register (0x02) ERR\_REG.

The filter bandwidth as configured by gyr\_odr shows a 3 dB cutoff frequency shown in the following table:



Page 23

Table 15: 3 dB cutoff frequency of the gyroscope according to ODR with normal filter mode

Gyroscope ODR [Hz]	25	50	100	200	400	800	1600	3200
3 dB Cutoff frequency [Hz]	10.7	20.8	39.9	74.6	136.6	254.6	523.9	890

When the filter mode is set to **OSR2** (*gyr\_bwp*= 0b001), both stages of the digital filter are used and the data is oversampled with an oversampling rate of 2. That means that for a certain filter configuration, the ODR has to be 2 times higher than in the normal filter mode. Conversely, for a certain filter configuration, the filter bandwidth will be the approximately half of the bandwidth achieved for the same ODR in the normal filter mode. For example, for ODR= 50 Hz the 3 dB cutoff frequency is 10.12 Hz.

When the filter mode is set to **OSR4** (*gyr\_bwp*= 0b000), both stages of the digital filter are used and the data is oversampled with an oversampling rate of 4. That means that for a certain filter configuration, the ODR has to be 4 times higher than in the normal filter mode. Conversely, for a certain filter configuration, the filter bandwidth will be approximately 4 times smaller than the bandwidth achieved for the same ODR in the normal filter mode. For example, for ODR= 50 Hz the 3 dB cutoff frequency is 5.06 Hz.

Note: The gyroscope does not feature a low power mode. Therefore, there is also no undersampling mode for the gyroscope data processing.

#### 2.4.3 Data Processing Magnetometer

The sensor data from magnetometer of BMX160 is stored in the data registers (per default) or can be made available in the FIFO (see Register (0x46-0x47) FIFO\_CONFIG). In BMX160, the initial setup of the magnetometer after power-on is done through indirect addressing. From a system perspective the initialization for magnetometer should be possible within 100 ms.

The magnetometer interface of BMX160 is optimized to synchronize sensor data from the magnetometer and the IMU. This improves the quality of sensor data fusion.

#### 2.4.3.1 Magnetometer Interface

When the magnetometer interface is in low power mode or normal mode, two basis configurations are provided by setting the Register (0x4C-0x4F) MAG\_IF: Setup mode and Data mode. The configuration examples of magnetometer and magnetometer interface is given in section 2.4.3.1.3.

#### 2.4.3.1.1 Setup Mode

In setup mode (also manual mode), the application processor can access every register of the magnetometer through indirect addressing. This mode is usually used to configure the magnetometer and the way the magnetometer interface reads the data. The Setup mode has to be executed after each POR (power on reset) previous to the first data acquisition in Data mode, see section 2.5.2.

The setup mode is enabled by setting the MAG\_IF[0]<7> = 1. The magnetometer may be accessed through the primary interface using indirect addressing. MAG\_IF[1] defines the first address of the register to read (MAG\_IF[2] define the address for write access) in the magnetometer register map and triggers the operation itself, when the magnetometer interface is in low power mode or normal mode.



Page 24

For reads, the number of data bytes defined in  $mag\_rd\_burst$  in register MAG\_IF[0]<0:1> are read from the magnetometer and written into the MAG\_[X-Z] and RHALL fields of the register DATA. For write accesses, no burst write is supported, independent of the settings in  $mag\_rd\_burst$  in Register (0x4C-0x4F) MAG\_IF.

When a read or write operation is triggered by writing to MAG\_IF[1] or MAG\_IF[2], a bit indicator mag man op in

Register (0x1B) STATUS is set and when the operation is completed it is automatically reset.

The time delay between triggering a magnetometer measurement and reading the measured data is specified in *mag\_offset* in MAG\_IF[0].

The data rate used for the autonomous reading of the magnetometer data in Data mode should be first specified by configuring the *mag odr* in Register (0x44) MAG CONF<0:3>.

#### For a read access:

Write magnetometer register address to read from into Register (0x4D) MAG\_IF[1] Read

Register (0x1B) STATUS until the bit mag\_man\_op is "0"

Read Register (0x04-0x0B) DATA\_0 to DATA\_7, get the data from magnetometer

#### • For a write access:

Write the write data into Register (0x4F) MAG IF[3]

Write magnetometer register address to write into Register (0x4E) MAG\_IF[2]

Register (0x1B) STATUS until the bit  $mag\_man\_op$  is "0" to confirm the write access has been completed

Before changing from Setup mode to Data mode, set register MAG IF[1-3] to the following values:

Register	Value	
MAG_IF[3]	0x02	
MAG_IF[2]	0x4C	
MAG_IF[1]	0x42	

#### 2.4.3.1.2 Data Mode

The data mode is enabled by setting the MAG\_IF\_1<7>= 0. When data mode is enabled and magnetometer interface is in low power mode or normal mode, the force mode of the magnetometer is autonomously triggered. Data ready status is set via *drdy\_mag* in Register (0x1B) STATUS, but this operation never clears *drdy\_mag*, it is typically cleared through reading the Register (0x04-0x17) DATA. If DRDY is not active the error bit *mag\_drdy\_err* in Register (0x02) ERR\_REG is set.



Page 25



### 2.4.3.1.3 Configuration Examples

Table 16: Process to initialize magnetometer to low power preset at 12.5 Hz and enable magnetometer interface data mode

Operation	Register Address	Register Name	Data	Comment
Write	0x7E	CMD	0x19	put MAG_IF into normal mode
Wait			650µs	assuming all sensors are in suspend mode
Write	0x4C	MAG_IF[0]	0x80	mag_manual_en= 0b1, mag_if setup mode mag_offset<3:0>= 0b0000, maximum offset, recommend for BSX library
Write	0x4F	MAG_IF[3]	0x01	Indirect write 0x01 to MAG register
Write	0x4E	MAG_IF[2]	0x4B	0x4B, put MAG into sleep mode
Write	0x4F	MAG_IF[3]	0x01	Indirect write REPXY=
Write	0x4E	MAG_IF[2]	0x51	0x01 for low power preset 0x04 for regular preset 0x07 for enhanced regular preset 0x17 for high accuracy preset to MAG register 0x51
Write	0x4F	MAG_IF[3]	0x0E	Indirect write REPZ=
Write	0x4E	MAG_IF[2]	0x52	0x02 for low power preset 0x0E for regular preset 0x1A for enhanced regular preset 0x52 for high accuracy preset to MAG register 0x52
Write	0x4F	MAG_IF[3]	0x02	Prepare MAG_IF[1-3] for mag_if
Write	0x4E	MAG_IF[2]	0x4C	data mode
Write	0x4D	MAG IF[1]	0x42	1
Write	0x44	MAG_CONF	0x05	mag_odr<3:0>= 0b0101, set ODR to 12.5Hz
Write	0x4C	MAG_IF[0]	0x00	mag_manual_en= 0b0, mag_if data mode mag_offset<3:0>= 0b0000, maximum offset, recommend for BSX library
Write	0x7E	CMD	0x1A	put MAG_IF into low power mode



Page 26

Table 17: Process to put magnetometer and magnetometer interface into suspend mode

Operation	Register Address	Register Name	Data	Comment
Write	0x7E	CMD	0x19	put MAG_IF into normal mode
Wait			350µs	
Write	0x4C	MAG_IF[0]	0x80	mag_manual_en= 0b1, mag_if setup mode mag_offset<3:0>= 0b0000, maximum offset, recommend for BSX library
Write	0x4F	MAG_IF[3]	0x00	Indirect write 0x00 to MAG register
Write	0x4E	MAG_IF[2]	0x4B	0x4B, put MAG into suspend mode
Write	0x7E	CMD	0x18	put MAG_IF into suspend mode

#### 2.4.3.2 Magnetic field data temperature compensation

The raw register values DATAX, DATAY, DATAZ and RHALL are read out from the host processor using the BMX160 API/driver which is provided by Bosch Sensortec. The API/driver performs an off-chip temperature compensation and outputs x/y/z magnetic field data in 16 LSB/ $\mu$ T to the upper application layer:




Figure 3: Calculation flow of magnetic field data from raw BMX160 register data

The API/driver performs all calculations using highly optimized fixed-point C-code arithmetic. For platforms that do not support C code, a floating-point formula is available as well.

Page 27



#### **2.5 FIFO**

A FIFO is integrated in BMX160 to support low power applications and prevent data loss in nonreal-time systems. The FIFO has a size of 1024 bytes. The FIFO architecture supports to dynamically allocate FIFO space for accelerometer and gyroscope. For typical 6 DoF applications, this is sufficient for approx. 0.75 s of data capture. In typical 9DoF applications – including the magnetometer - this is sufficient for approx. 0.5 s. If not all sensors are enabled or lower ODR is used on one or more sensors, FIFO size will be sufficient for capturing data longer, increasing ODR of one or more sensors will reduce available capturing time. The FIFO features a FIFO full and watermark interrupt. Details can be found in section 2.6.12.

**BMX160** 

Data sheet

A schematic of the data path when the FIFO is used is shown in the figure below.




Figure 4: Block diagram of FIFO data path

#### 2.5.1 FIFO Frames

When using the FIFO, the stored data can be read out by performing a burst read on the register (0x24) FIFO\_DATA. The data is stored in units called frames.

#### 2.5.1.1 Frame Rates

The frame rate for the FIFO is defined by the maximum output data rate of the sensors enabled for the FIFO via the Register (0x46-0x47) FIFO CONFIG. If pre-filtered data are selected in Register (0x45) FIFO DOWNS, a data rate of 6400 Hz for the gyroscope and 1600 Hz for the accelerometer is used.

The frame rate can be reduced further via downsampling (Register (0x45) FIFO DOWNS). This can be done independently for each sensor. Downsampling just drops sensor data; no data processing or filtering is performed.

#### 2.5.1.2 Frame Format

When using the FIFO, the stored data can be read out by performing a burst read on the register (0x24) FIFO DATA. The data will be stored in frames. The frame format is important for the software to appropriately interpret the information read out from the FIFO.

The FIFO can be configured to store data in either header mode or in headerless mode (see figure below). The headerless mode is usually used when neither the structure of data nor the



Page 28

number of sensors change during data acquisition. In this case, the number of storable frames can be maximized. In contrast, the header mode is intended for situations where flexibility in the data structure is required, e.g. when sensors run at different ODRs or when switching sensors on or off on the fly during operation.




Figure 5: FIFO frame configurations

In **headerless mode** no header byte is used and the frames consist only of data bytes. The data bytes will always be sensor data. Only regular frames with the same ODR for all sensors are supported and no external interrupt flags are possible. This mode has the advantage of an easy frame format and an optimized usage of the 1024 bytes of FIFO storage. It can be selected by disabling *fifo\_header* in Register (0x46-0x47) FIFO\_CONFIG. In case of overreading the FIFO, non-valid frames always contain the fixed expression (magic number) 0x80 in the data frame.

In **header mode** every frame consists of a header byte followed by one or more data bytes. The header defines the frame type and contains parameters for the frame. The data bytes may be sensor data or control data. Header mode supports different ODRs for the different sensor data and external interrupt flags. This mode therefore has the advantage of allowing maximum flexibility of the FIFO engine. It is activated by enabling *fifo\_header* in Register (0x46-0x47) FIFO CONFIG.


#### 2.5.1.3 Header Byte Format

The header format is shown below:

Bit	7	6	5	4
Content	fh_mode<1:0>		fh_parm<3:2>	
Bit	3	2	1	0
Read/Write	fh_parm<1:0>		fh_ext<1:0>	

The fh mode, fh opt and fh ext fields are defined as

fh_mode<1:0>	Definition	fh_parm <3:0>	fh_ext<1:0>
0b10	Regular	Frame content	Tag of INT2 and INT1



0b01	Control	Control Opcode	
0b00	Reserved	Na	
0b11	Reserved	Na	

f\_parm= 0b0000 is invalid for regular mode, a header of 0x80 indicates an uninitialized frame.

#### 2.5.1.4 Data Bytes Format

When the FIFO is set to "headerless mode", only sensor data will be saved into the FIFO (in the same order as in the data register). Any combination of accelerometer, gyroscope and magnetometer data can be stored. External interrupt tags are not supported in headerless mode.

When the FIFO is set to "header mode", the data byte format is different depending on the type of frame. There are two basic frame types, control frames and regular data frames. Each different type of control frame has its own data byte format. It can contain skipped frames, sensortime data or FIFO configuration information as explained in the following chapters. If the frame type is a regular frame (sensor data), the data byte section of the frame depend on how the data is being transmitted in this frame (as specified in the header byte section). It can include data from only one sensor or any combination of accelerometer, gyroscope and magnetometer data.

#### 2.5.1.5 Frame Types

#### Regular frame (fh\_mode=0b10)

Regular frames are the standard FIFO frames and contain sensor data. Regular frames can be identified by  $fh\_mode$  set to 0b10 in the **header byte** section. The  $fh\_parm$  frame defines which sensors are included in the data byte of the frame. The format of the  $fh\_param$  is defined in the following table:

Name		fh_parm<2:0>			
Bit	3	2 1 0			
Content	reserved	fifo mag data	fifo gyr data	fifo acc data	

When fifo\_<sensor x>\_data is set to "1" ("0"), data for sensor x is included (not included) in the data part of the frame.

The *fh\_ext*<1:0> field is set when an external interrupt is triggered. External interrupt tags are configured using *int*<*x*>\_output\_en in Register (0x53) INT\_OUT\_CTRL, *int*<*x*>\_input\_en in Register (0x54) INT\_LATCH and *fifo\_tag\_int*<*x*>\_en in Register (0x46-0x47) FIFO\_CONFIG. For details, please refer to chapter 2.5.2.4.

The **data byte** part for regular data frames is identical to the format defined for the Register (0x04-0x17) DATA. If a header indicates that not all sensors are included in the frame, these data are skipped and do not consume space in the FIFO.

#### Control frame (fh\_mode= 0b01):

Control frames, which are only available in header mode, are used for special or exceptional information. All control frames contribute to the *fifo\_byte\_counter* in Register (0x22-0x23) FIFO\_LENGTH. In detail, there are three types of control frame, which can be distinguished by the *fh\_parm* field:



Page 30

Skip frame (fh parm= 0b000):

In case of a FIFO overflow, a skip frame is prepended to the FIFO content when the next readout is performed. A skip frame indicates the number of skipped frames since the last readout.

In the header byte of a skip frame, *fh\_mode* equals 0b01 (since it is a control frame) and the *fh\_param* equals 0b000 (indicating skip frame). The data byte part of a skip frame consists of one byte and contains the number of skipped frames. When more than 0xFF frames have been skipped, 0xFF is returned.

#### Sensortime frame (*fh\_parm*= 0b001):

If the sensortime frame functionality is activated (see description of Register (0x46-0x47) FIFO\_CONFIG) and the FIFO is overread, the last data frame is followed by a sensortime frame. This frame contains the BMX160 timestamp content corresponding to the time at which the last data frame was read.

In the header byte of a sensortime frame,  $fh\_mode=0b01$  (since is a control frame) and  $fh\_param=0b001$  (indicating sensortime frame). The data byte part of a sensortime frame consists of 3 bytes and contains the 24-bit sensortime. A sensortime frame does not consume memory in the FIFO.

#### FIFO input config frame (fh parm= 0b010):

Whenever the configuration of the FIFO input data sources changes, a FIFO input config frame is inserted into the FIFO in front of the data to which the configuration change is applied.

In the header byte of a FIFO\_input\_config frame, <code>fh\_mode= 0b01</code> (since it is a control frame) and <code>fh\_param= 0b010</code> (indicating FIFO\_input\_config frame). The data byte part of a FIFO\_input\_config frame consists of one byte and contains data corresponding to the following table:

Bit	7	6	5	4
Content	reserved		mag_if_ch	mag_conf_ch
Bit	3	2	1	0
Read/Write	gyr_range_ch	gyr_conf_ch	acc_range_ch	acc_conf_ch

mag\_if\_ch: A change in mag\_rd\_burst or mag\_offset becomes active.

mag conf ch: A change in Register MAG CONF becomes active.

gyr range ch: A change in Register (0x43) GYR RANGE becomes active.

gyr\_conf\_ch: A change in Register (0x42) GYR\_CONF or gyr\_fifo\_filt\_data or

gyr\_fifo\_downsampling in Register (0x45) FIFO\_DOWNS becomes

active.

acc\_range\_ch: A change in Register (0x41) ACC\_RANGE becomes active.

acc\_conf\_ch: A change in Register (0x40) ACC\_CONF or acc\_fifo\_filt\_data or

acc fifo downsampling in Register (0x45) FIFO DOWNS becomes

active.



Page 31

#### 2.5.2 FIFO Conditions and Details

#### 2.5.2.1 Overflows

In the case of overflows the FIFO will overwrite the oldest data. A skip frame will be prepended at the next FIFO readout if the available FIFO space falls below the maximum size frame.

#### 2.5.2.2 Overreads

If more data bytes are read from the FIFO than valid data bytes are available, "0x80" is returned. Since a header "0x80" indicates an invalid frame, the SW can recognize the end of valid data. After the invalid header the data is undefined. This is valid in both headerless and header mode. In addition, if header mode and the sensortime frame are enabled, the last data frame is followed by a sensortime frame. After this frame, a 0x80 header will be returned that indicates the end of valid data.

#### 2.5.2.3 Partial Frame Reads

When a frame is only partially read through, it will be repeated within the next reading operation (including the header).

#### 2.5.2.4 FIFO Synchronization with External Events

External events can be synchronized with the FIFO data by connecting the event source to one of the BMX160 interrupt pins (which needs to be configured as an input interrupt pin). External events can be generated e.g. by a camera module. Each frame contains the value of the interrupt input pin at the time of the external event.

The fh\_ext<1:0> field is set when an external interrupt is triggered. External interrupt tags are configured using int<x>\_output\_en in Register (0x53) INT\_OUT\_CTRL, int<x>\_input\_en in Register (0x54) INT\_LATCH and fifo\_tag\_int<x>\_en in Register (0x46-0x47) FIFO\_CONFIG.

#### 2.5.2.5 FIFO Reset

A reset of the BMX160 is triggered by writing the opcode 0xB0 "fifo\_flush" to the Register (0x7E) CMD. This will clears all data in the FIFO while keeping the FIFO settings unchanged.

Automatic resets are only done in two exceptional cases where the data would not be usable without a reset:

- a sensor is enabled or disabled in headerless mode
- a transition between headerless and headermode occurred

#### 2.5.2.6 Error Handling

In case of a configuration error in Register (0x46-0x47) FIFO\_CONFIG, no data will be written into the FIFO and the error is reported in Register (0x02) ERR\_REG.

#### 2.6 Interrupt Controller

There are 2 interrupt output pins, to which thirteen different interrupt signals can be mapped independently via user programmable parameters.

Available interrupts supported by accelerometer in normal mode are:



Page 32

- Any-motion (slope) detection for motion detection
- Significant motion
- Step detector
- Tap sensing for detection of single or double tapping events
- Orientation detection
- **Flat detection** for detection of a situation when one defined plane of the sensor is oriented parallel to the earth's surface
- Low-g/high-g for detecting very small acceleration (e.g. free-fall) or very high acceleration (e.g. shock events)
- **No/slow-motion** detection for triggering an interrupt when no (or slow) motion occurs during a certain amount of time

In addition to that the common interrupts for accelerometer and gyroscope are:

- Data ready ("new-data") for synchronizing sensor data read-out with the MCU / host controller
- FIFO full / FIFO watermark allows FIFO fill level and overflow handling

All Interrupts are available only in normal (low-noise) and low-power modes, but not in suspend mode. In suspend mode only the status (like orientation or flat) can be read out, but no interrupt will be triggered (unless latching is used).

If latching is used, the interrupts (as well as the interrupt status) will be latched also in suspend mode, but no new interrupts will be generated.

**Input Interrupt Pins:** For special applications (e.g. PMU Trigger, FIFO Tag) interrupt pins can be configured as input pins. For all other cases (standard interrupts), the pin must be configured as an output.

Note: The direction of the interrupt pins is controlled with *int<x>\_output\_en* and *int\_x\_input\_en* in Register (0x53) INT\_OUT\_CTRL and Register (0x54) INT\_LATCH. If both are enabled, the input (e.g. marking fifo) is driven by the interrupt output.

#### 2.6.1 Any-motion Detection (Accel)

The any-motion detection uses the slope between two successive acceleration signals to detect changes in motion. The interrupt is configured in the Register (0x5F-0x62) INT\_MOTION. It generates an interrupt when the absolute value of the acceleration exceeds a preset threshold <code>int\_anym\_th</code> for a certain number <code>int\_anym\_dur</code> of consecutive slope data points is above the slope threshold <code>int\_anym\_th</code>.

If the same number of data points falls below the threshold, the interrupt is reset. In order to avoid acceleration data saturation, when data is at maximal value (e.g. "0x8000" or "0X7FFF" for a 16 bit sensor); it is considered that the slope is at maximal value, too.






Figure 6: Any-motion (slope) interrupt detection

The criteria for any-motion detection are fulfilled and the slope interrupt is generated if any of the axis exceeds the threshold  $int\_anym\_th$  for  $int\_anym\_dur$  consecutive times. As soon as all the channels fall or stay below this threshold for  $int\_anym\_dur$  consecutive times the interrupt is reset. If this interrupt is triggered in latch mode it remains blocked (disabled) until the latching is cleared. The any-motion interrupt logic sends out the signals of the axis that has triggered the interrupt  $(int\_anym\_first\_x, int\_anym\_first\_y, int\_anym\_first\_z)$  and the signal of motion direction  $(int\_anym\_sign)$ .

#### 2.6.2 Significant Motion (Accel)

The significant motion interrupt implements the interrupt required for motion detection in Android 4.3 and greater.

A significant motion is a motion due to a change in the user location.

Examples of such significant motions are walking or biking, sitting in a moving car, coach or train, etc. Examples of situations that should not trigger significant motion include phone in pocket and person is not moving, phone is on a table and the table shakes a bit due to nearby traffic or washing machine.

The algorithm uses acceleration and performs the following steps to detect a significant motion:

- 1. Look for movement
- 2. [Movement detected] → Sleep for 3 seconds
- 3. Look for movement. Either option a or option b will happen:
  - a. [One second has passed without movement]  $\rightarrow$  Go back to 1

Page 34

b. [Movement detected] → Report that a significant movement has been found and wake up the application processor

The significant motion and the anymotion interrupt are exclusive. To select the interrupt, use <code>int\_sig\_mot\_sel</code> in Register (0x5F-0x62) INT\_MOTION.

The following block diagram illustrates the algorithm:




Figure 7: Block diagram of significant motion interrupt algorithm

Configurable parameters are:

sig\_th= 0x14; // ~ 70 mg same as anym\_th

t skip= 0x01; // 2.56 s 0= 1.28 s, 1= 2.56 s, 2= 5,12 s, 3= 10.24 s

*t\_proof*= 0x02; // 0.96 s 0= 0.24 s, 1= 0.48 s, 2= 0.96 s, 3= 1.92 s

#### 2.6.3 Step Detector (Accel)

A step detection is the detection of a single step event, while the user is walking or running. The step detector is triggered when a peak is detected in the acceleration magnitude (vector length of 3D acceleration). In order to achieve a robust step detection the peak needs to exceed a



Page 35

configurable threshold min\_threshold and a minimum delay time min\_steptime between two consecutive peaks needs to be observed. The step detector can be configured in three modes:

- Normal mode (default setting, recommended for most applications)
- Sensitive mode (can be used for light weighted, small persons)
- Robust mode (can be used, if many false positive detections are observed)

More details can be found in Register (0x7A-0x7B) STEP\_CONF and the according step counter application note.

The step detector is the trigger for a step counter. The step counter is described in more detail in section 2.7.

#### 2.6.4 Tap Sensing (Accel)

Double-Tap implements same functionality as two single taps in a short well-defined period of time. If the period of time is too short or too long no interrupt is fired.

The interrupt is configured in the Register (0x63-0x64) INT\_TAP. When the preset threshold *int\_tap\_th* is exceeded, a tap is detected, an *int\_s\_tap\_int* in Register (0x1C-0x1F) INT\_STATUS is set and an interrupt is fired. The double-tap interrupt is generated only when a second tap is detected within a specified period of time. In this case, the *int\_d\_tap\_int* in Register (0x1C-0x1F) INT\_STATUS is set.

The slope between two successive acceleration data is needed to detect a tap-shock and quiet-period. The time difference between the two successive acceleration values depends on data rate selected for the interrupt source, which depends on the configured downsampling rate in Register (0x58-0x59) INT\_DATA and the configured output data rate in Register (0x40) ACC\_CONF, when filtered data have been selected in the Register (0x58-0x59) INT\_DATA. The time delay *int\_tap\_dur* between two taps is typically between 12.5 ms and 500 ms. The threshold is typically between 0.7g and 1.5g in 2g measurement range. Due to different coupling between sensor and device shell (housing) and different measurement ranges of the sensor these parameters are configurable.

The criteria for a double-tap are fulfilled and an interrupt is generated if the second tap occurs after  $int\_tap\_quiet$  and within  $int\_tap\_dur$ . The tap direction is determined by the 1<sup>st</sup> tap. If during  $int\_tap\_quiet$  period (30/20 ms) a tap occurs, it will be considered as a new tap.

The slope detection interrupt logic stores the direction of the (first) tap-shock in a status register. This register needs to be locked for *int\_tap\_shock* 50/75 ms in order to prevent other slopes to overwrite this information.



Page 36




Figure 8: Tap detection interrupt

The single-tap and double-tap interrupts are enabled through the *int\_s\_tap\_en* and *int\_d\_tap\_en* registers.

When a tap or double-tap interrupt is triggered, the signals of the axis that has triggered the interrupt (int\_tap\_first\_x, int\_tap\_first\_y, int\_tap\_first\_z) and the signal of motion direction (int tap sign) will set in Register (0x1C-0x1F) INT STATUS.

The axis on which the biggest slope occurs will trigger the tap. The second tap will be triggered by any axis (not necessarily same as the first tap).

If this interrupt is triggered in latch mode it remains blocked (disabled) until the latching is reset.

### 2.6.5 Orientation Recognition (Accel)

The orientation recognition feature informs on an orientation change of the sensor with respect to the gravitational field vector g. There are orientations face up/face down and orthogonal to that portrait upright, landscape left, portrait downside, and landscape right. The interrupt to face up/face down may be enabled separately through <code>int\_orient\_ud\_en</code> in Register (0x65-0x66) INT\_ORIENT.

The sensor orientation is defined by the angles phi and Theta (phi is rotation around the stationary z axis, theta is rotation around the stationary y axis).






Figure 9: Definition of coordinate system with respect to pin 1 marker

The measured acceleration vector components look as follows:

$$acc_{x} = 1g \cdot \sin \theta \cdot \cos \varphi$$

$$acc_{y} = -1g \cdot \sin \theta \cdot \sin \varphi$$
(1)

$$acc_{v} = -1g \cdot \sin \theta \cdot \sin \varphi \tag{2}$$

$$acc_z = 1g \cdot \cos \theta \tag{3}$$

(2)/(1): 
$$\frac{acc_y}{acc_x} = -\tan\varphi$$




Figure 10: Angle-to-Orientation Mapping

Page 38

Note that the sensor measures the direction of the force which needs to be applied to keep the sensor at rest (i.e. opposite direction than g itself).

Looking at the phone from front side / portrait upright corresponds to the following angles:

$$\theta = 90^{\circ}$$
 ,  $\varphi = 270^{\circ}$ 

The orientation value is stored in the output register *int\_orient in* Register (0x1C-0x1F) INT\_STATUS. There are three orientation calculation modes: symmetrical, high-asymmetrical and low-asymmetrical. The mode is selected by the register *int\_orient\_mode* in Register (0x65-0x66) INT\_ORIENT as follows:

Table 18: Orientation mode

orient_mode	Orientation mode
00	Symmetrical
01	High asymmetrical
10	Low asymmetrical
11	Symmetrical

The register int\_orient has the following meanings depending on the switching mode:

Table 19: Symmetrical mode

Orient	Name	Angle	Condition
x00	Landscape left	315° <phi<45°< td=""><td> acc_y/acc_x &lt;1 &amp;&amp; acc_x≥0</td></phi<45°<>	acc_y/acc_x <1 && acc_x≥0
x01	Landscape right	135° <phi<225°< td=""><td> acc_y/acc_x &lt;1 &amp;&amp; acc_x&lt;0</td></phi<225°<>	acc_y/acc_x <1 && acc_x<0
x10	Portrait upside down	45° <phi<135°< td=""><td> acc_y/acc_x ≥1 &amp;&amp; acc_y&lt;0</td></phi<135°<>	acc_y/acc_x ≥1 && acc_y<0
x11	Portrait upright	225° <phi<315°< td=""><td> acc_y/acc_x ≥1 &amp;&amp; acc_y≥0</td></phi<315°<>	acc_y/acc_x ≥1 && acc_y≥0

Table 20: High asymmetrical mode

Orient	Name	Angle	Condition
x00	Landscape left	297° <phi<63°< td=""><td> acc_y/acc_x &lt;2 &amp;&amp; acc_x≥0</td></phi<63°<>	acc_y/acc_x <2 && acc_x≥0
x01	Landscape right	117° <phi<243°< td=""><td> acc_y/acc_x &lt;2 &amp;&amp; acc_x&lt;0</td></phi<243°<>	acc_y/acc_x <2 && acc_x<0
x10	Portrait upside down	63° <phi<117°< td=""><td> acc_y/acc_x ≥2 &amp;&amp; acc_y&lt;0</td></phi<117°<>	acc_y/acc_x ≥2 && acc_y<0
x11	Portrait upright	243° <phi<297°< td=""><td><math> acc y/acc x  \ge 2 \&amp;\&amp; acc y \ge 0</math></td></phi<297°<>	$ acc y/acc x  \ge 2 \&\& acc y \ge 0$

Table 21: Low asymmetrical mode

Orient	Name	Angle	Condition
x00	Landscape left	333° <phi<27°< td=""><td> acc_y/acc_x &lt;0.5 &amp;&amp; acc_x≥0</td></phi<27°<>	acc_y/acc_x <0.5 && acc_x≥0
x01	Landscape right	153° <phi<207°< td=""><td> acc_y/acc_x &lt;0.5 &amp;&amp; acc_x&lt;0</td></phi<207°<>	acc_y/acc_x <0.5 && acc_x<0
x10	Portrait upside down	27° <phi<153°< td=""><td> acc_y/acc_x ≥0.5 &amp;&amp; acc_y&lt;0</td></phi<153°<>	acc_y/acc_x ≥0.5 && acc_y<0
x11	Portrait upright	207° <phi<333°< td=""><td> acc_y/acc_x ≥0.5 &amp;&amp; acc_y≥0</td></phi<333°<>	acc_y/acc_x ≥0.5 && acc_y≥0

BST-BMX160-DS000-12 | Revision 1.2 | January 2019

Bosch Sensortec



Page 39

The engine uses 8 bits wide acceleration data for the orientation recognition. For upside or downside orientation, the <code>int\_orient<2></code> in Register (0x1C-0x1F) INT\_STATUS has the definition

Table 22: Upside and downside mode

	MSB acc_z	
0 upside	(270° < θ < 90°)	$\rightarrow$ acc_z >= 0
1 downside	(90° < θ < 270°)	$\rightarrow$ acc_z < 0

int\_orient<2> also is computed when flat interrupt is activated.

Both portrait/landscape and upside/downside recognition use a hysteresis. The hysteresis for portrait/landscape detection is configurable and applies to all conditions as described in the tables below.

Table 23: Symmetrical mode

Orient	Name	Angle	Condition
x00	Landscape left	315°+hy <phi< 45°-hy<="" td=""><td> acc_y &lt; acc_x -hyst &amp;&amp; acc_x≥0</td></phi<>	acc_y < acc_x -hyst && acc_x≥0
x01	Landscape right	135°+hy <phi< 225°-hy<="" td=""><td> acc_y &lt; acc_x -hyst &amp;&amp; acc_x&lt;0</td></phi<>	acc_y < acc_x -hyst && acc_x<0
x10	Portrait upside down	45°+hy <phi< 135°-hy<="" td=""><td> acc_y &gt; acc_x +hyst &amp;&amp; acc_y&lt;0</td></phi<>	acc_y > acc_x +hyst && acc_y<0
x11	Portrait upright	225°+hy <phi< 315°-hy<="" td=""><td> acc_y &gt; acc_x +hyst &amp;&amp; acc_y ≥ 0</td></phi<>	acc_y > acc_x +hyst && acc_y ≥ 0





Figure 11: Hysteresis in symmetrical mode

Table 24: High asymmetrical mode



x00	Landscape left	297°+hy <phi<63°-hy< th=""><th><math> acc_y &lt;2*( acc_x -hyst) &amp;&amp; acc_x&gt;0</math></th></phi<63°-hy<>	$ acc_y <2*( acc_x -hyst) && acc_x>0$
x01	Landscape right	117°+hy <phi<243°-hy< td=""><td> acc_y &lt;2*( acc_x -hyst) &amp;&amp; acc_x&lt;0</td></phi<243°-hy<>	acc_y <2*( acc_x -hyst) && acc_x<0
x10	Portrait upside down	63°+hy <phi<117°-hy< td=""><td> acc_y &gt;2* acc_x +hyst &amp;&amp; acc_y&lt;0</td></phi<117°-hy<>	acc_y >2* acc_x +hyst && acc_y<0
x11	Portrait upright	243°+hy <phi<297°-hy< td=""><td> acc_y &gt;2* acc_x +hyst &amp;&amp; acc_y≥0</td></phi<297°-hy<>	acc_y >2* acc_x +hyst && acc_y≥0




Figure 12: Hysteresis in high asymmetrical mode

Table 25: Low asymmetrical mode

Orient	Name	Angle	Condition
x00	Landscape left	333°+hy <phi<27°-hy< td=""><td><math> acc_y  &lt; ( acc_x -hyst)/2 &amp;&amp; acc_x \ge 0</math></td></phi<27°-hy<>	$ acc_y  < ( acc_x -hyst)/2 && acc_x \ge 0$
x01	Landscape right	153°+hy <phi<207°-hy< td=""><td> acc_y &lt;( acc_x -hyst)/2 &amp;&amp; acc_x&lt;0</td></phi<207°-hy<>	acc_y <( acc_x -hyst)/2 && acc_x<0
x10	Portrait upside down	27°+hy <phi<153°-hy< td=""><td> acc_y &gt; acc_x /2+hyst &amp;&amp; acc_y&lt;0</td></phi<153°-hy<>	acc_y > acc_x /2+hyst && acc_y<0
x11	Portrait upright	207°+hy <phi<333°-hy< td=""><td> acc_y &gt; acc_x /2+hyst &amp;&amp; acc_y≥0</td></phi<333°-hy<>	acc_y > acc_x /2+hyst && acc_y≥0




Figure 13: Hysteresis in low asymmetrical mode

The hysteresis for upside/downside detection is fixed to 11.5° which is ~200 mg (205 LSB in 2g mode and is scalable with the g range).



Page 41

Table 26: Upside/downside hysteresis for all 3 modes

Orient	Name	Angle	Condition
0xx	Upside	281.5° <theta<78.5°< td=""><td>acc_z&gt;200mg ( acc_z &gt;200 mg and acc_z≥0)</td></theta<78.5°<>	acc_z>200mg ( acc_z >200 mg and acc_z≥0)
1xx	Downside	101.5° <phi<258°< td=""><td>acc_z&lt;-200mg ( acc_z &gt;200 mg and acc_z&lt;0)</td></phi<258°<>	acc_z<-200mg ( acc_z >200 mg and acc_z<0)

#### 2.6.5.1 Blocking

It is be possible to block the orientation detection (no orientation interrupt will be triggered). The orientation interrupt blocking feature is configurable via the *int\_orient\_blocking* in Register (0x65-0x66) INT ORIENT bits in the following manner:

"00" → Interrupt blocking is disabled

"01"  $\rightarrow$  Interrupt blocked if device is close to the horizontal position or acceleration of any axis >1.5 g

"10"  $\rightarrow$  Interrupt blocked if device is close to the horizontal position or acceleration of any axis >1.5 g or slope>0.2 g (for 3 consecutive data samples)

"11"  $\rightarrow$  Interrupt blocked if device is close to the horizontal position or slope>0.4 g or acceleration of any axis>1.5 g or another orientation change within 100 ms (same orientation and acc <1.5 g for 100 ms)

For all states where interrupt blocking through slope detection is used, the interrupt is re-enabled after the slope has been below the threshold for 3 times in a row.

For all states where 100 ms interrupt blocking is enabled, in order to trigger the interrupt, the orientation remains the same (stable) until the timer runs out (for ~100 ms). The timer starts to count when orientation changes between two consecutive samples. If the orientation changes while timer is still counting, the timer is restarted.

The theta blocking (phone close to the horizontal position) is defined by the following inequality:

$$((theta\_blk)_6 * ((acc_z)_{SAT} * (acc_z)_{SAT})_6)_{10} > ((acc_x)_{SAT} * (acc_x)_{SAT})_{10} + ((acc_y)_{SAT} * (acc_y)_{SAT})_{10}$$

#### where:

()<sub>6</sub> means usage of 6-bit arithmetic (6 MSBs from a value is used);

()<sub>SAT</sub> means absolute value reduced to 6 bits saturated to 1 g (MSB-1 is taken as MSB, saturation arithmetic for this conversion)

If other than 2 g range is selected, acceleration values shall be amplified before blocking computation to have the same scale as in 2g range.

#### 2.6.5.2 Interrupt Generation and Latching

The orientation interrupt is triggered at every change of the *int\_orient* status register value. If register bit *int\_orient\_ud\_en* in Register (0x65-0x66) INT\_ORIENT is "1", then all bits in the *int\_orient* register, those indicating the portrait/landscape orientation, as well as those indicating the upside/downside orientation are considered for the generation of the interrupt condition. If register bit *int\_orient\_ud\_en* is "0", then only the bits in the *int\_orient* register that indicate the portrait/landscape orientation are considered for the generation of the interrupt condition, while those bits indicating the upside/downside orientation are ignored. The bit indicating

Page 42

upside/downside orientation is *int\_orient*<2>, while the bit-field indicating the portrait/landscape orientation is *int\_orient*<1:0>. If *orient\_ud\_en* is "0" then the *int\_orient*<2> status bit is 0. In case the orientation interrupt condition has been satisfied the orientation relevant fields in Register (0x1C-0x1F) INT\_STATUS are updated.

## 2.6.5.3 Rotation of the Reference Coordinate System

The given specification is valid for an upright mounted PCB. In order to also enable horizontal mounting, x and z axis can be exchanged via the register int\_axes\_ex for the flat and orientation interrupt. For all other interrupts and in all other functions, e.g. data registers and FIFO, the x, y, and z axes will not be affected. The x-, y-, z-axis will keep right-hand principle after the exchange

# 2.6.6 Flat Detection (Accel)

This interrupt detects flat orientation. This interrupt fires when the device gets into horizontal position ( $int\_flat=1 \rightarrow e.g.$  it is being placed on a table) or when it goes out of it ( $int\_flat=0 \rightarrow e.g.$  it is picked up).

The interrupt is configured in the Register (0x67-0x68) INT\_FLAT. The condition for activating the interrupt is:

[((theta\_flat)<sub>6</sub> \* ((acc\_z)<sub>SAT</sub>\*(acc\_z)<sub>SAT</sub>)<sub>6</sub>)<sub>10</sub> - ("000000" & int\_flat\_hy) >= ((acc\_x)<sub>SAT</sub>\*(acc\_x)<sub>SAT</sub>)<sub>10</sub> + ((acc\_y)<sub>SAT</sub> \* (acc\_y)<sub>SAT</sub>)<sub>10</sub> AND (no\_movement)

The condition to deactivate the interrupt in non-latched mode is:

[((theta\_flat)<sub>6</sub> \* ((acc\_z)<sub>SAT</sub>\*(acc\_z)<sub>SAT</sub>)<sub>6</sub>)<sub>10</sub> + ("000000" & int\_flat\_hy) < ((acc\_x)<sub>SAT</sub>\*(acc\_x)<sub>SAT</sub>)<sub>10</sub> + ((acc\_y)<sub>SAT</sub> \* (acc\_y)<sub>SAT</sub>)<sub>10</sub>] OR NOT (no\_movement)

no\_movement is "0" if slope > 0.2 g for 3 consecutive samples when *orient\_blocking=* "10" no\_movement is "0" if slope > 0.4 g for 3 consecutive samples when *orient\_blocking=* "11"

If no\_movement is "1", then flat interrupt is reset.




Figure 14: Flat orientation angles

Before the interrupt is actually fired, the device must remain flat for a certain period (e.g. int\_flat\_hold\_time= 1 s).

Page 43



#### Note:

Rotation of the Reference Coordinate System is possible for the Flat interrupt, see section 2.6.5.3.

### 2.6.7 Low-g / free-fall Detection (Accel)

For freefall detection, the absolute values of the acceleration data of all axes are observed (global criteria). There are two modes of this interrupt - single and sum. The mode is selected by the register int low mode ("1" means sum mode). In the single mode, absolute value of the acceleration of each axis is compared with the threshold int low th. In the sum mode, a sum of the absolute values of all accelerations  $|acc_x| + |acc_y| + |acc_z|$  is compared with the threshold. The int low mode bit is only enabled when int low mode en is set. If int low mode en is "0" then sum mode is enabled and the int low mode bit has no function. The int low mode en bit is NVM backed in an extended page.

The interrupt will be generated if the threshold is exceeded and the measured acceleration stays below the hysteresis level int\_low\_th+int\_low\_hy for some minimum number of samples(int low dur).




Figure 15: Free-fall detection

#### 2.6.8 High-g Detection (Accel)

This interrupt is configured in the Register (0x5A-0x5E) INT\_LOWHIGH. The interrupt is asserted if the absolute value of acceleration data of at least one enabled axis exceeds the programmed threshold int high th and the sign of the value does not change for a minimum duration of int high dur. The interrupt condition is cleared when the absolute value of acceleration data of



Page 44

all selected axes falls below the threshold *int\_high\_th* minus the hysteresis *int\_high\_hy* or if the sign of the acceleration value changes. The X, Y and Z axes are enabled with the *int\_high\_en\_x*, *int\_high\_en\_y*, and *int\_high\_en\_z*, respectively.

When the high-g interrupt is triggered, the signals of the axis that has triggered the interrupt  $(int\_high\_first\_x, int\_high\_first\_y, int\_high\_first\_z)$  and the motion direction  $(int\_high\_sign)$  are set in the Register (0x1C-0x1F) INT\_STATUS.

If this interrupt is triggered in latch mode it stays blocked (disabled) until the latching is cleared.




Figure 16: Free-fall detection

## 2.6.9 Slow-Motion Alert / No-Motion Interrupt (Accel)

This interrupt engine monitors the slopes of each axis. The interrupt is configured in the Register (0x5F-0x62) INT\_MOTION. It behaves similar to the any-motion interrupt, but with a different set of the parameters. As the only difference between the slow-motion interrupt and the any-motion interrupt, the slow-motion engine does not store the information which axis has triggered the interrupt and in which direction.

The slow-motion/no-motion interrupt engine can be configured in two modes. It can act as an interrupt very similar to the any-motion interrupt, where the slope on the selected axis is monitored and an interrupt is generated when a slope threshold is exceeded for a programmable number of samples. The figure below illustrates the operation of the slow-motion interrupt engine in terms of relevant signals and timing.




Figure 17: Slow motion, no motion

The interrupt engine can also be configured as a no-motion interrupt, where an interrupt is generated when the slope on all selected axis remains smaller than a programmable threshold for a programmable time. In order to save register space, some configuration registers have different interpretations depending on the selected mode. The signals and timings relevant to the no-motion interrupt functionality are depicted in the figure below.






Figure 18: Signal timings no motion interrupt

The figures below show the differences in the logic operation between the slow-motion and nomotion interrupt functionality.




Figure 19: Slow motion interrupt mode




Figure 20: No motion interrupt mode



Page 47

## 2.6.9.1 Register slo\_no\_mot\_dur

The meaning of register <code>int\_slo\_no\_mot\_dur</code> changes depending on the state of the <code>no\_mot\_sel</code> configuration bit. If <code>int\_no\_mot\_sel="0"</code>, register <code>int\_slo\_no\_mot\_dur</code> defines the number of consecutive slope data points of the selected axis which must exceed the threshold value <code>int\_slo\_no\_mot\_th</code> for an interrupt to be asserted. The functionality is compliant to the original slow-motion interrupt and also the any-motion interrupt. Register (0x5F-0x62) INT\_MOTION lists the relationship between the setting of <code>int\_slo\_no\_mot\_dur</code> and the number of slope data points filtered prior to asserting the interrupt.

However, if  $no\_mot\_sel=$  "1", register  $int\_slo\_no\_mot\_dur$  defines the time no slope data point of any of the selected axis must exceed the threshold value  $int\_slo\_no\_mot\_th$  for an interrupt to be asserted. The tick times of 1.28 s, 5.12 s and 10.24 s depend on the value programmed into  $int\_slo\_no\_mot\_dur$ <5:0>. By means of using variable tick times, a no-motion delay between 1 s and 430 s may be adjusted with a register with a width of six bits.

#### 2.6.9.2 Register slo\_no\_mot\_th

The <code>int\_slo\_no\_mot\_th</code> register defines the threshold against which the calculated slope values of each axis are compared. The scaling is independent on the selected interrupt mode. The user must scale the <code>int\_slo\_no\_mot\_th</code> value according to the adjusted range.

#### 2.6.10 Data Ready Detection (Accel, Gyro and Mag)

This interrupt fires whenever a new data sample from accel and gyro is complete. This allows a low latency data readout.

The data update detection monitors the *data\_update* signals for all axes and sensors. It generates an interrupt as soon as the values for all axes and sensors which are required for the configured output data rates have been updated.

The interrupt is cleared automatically when the update for the next sample starts or the data is read out from the data register.

## 2.6.11 PMU Trigger (Gyro)

Whenever a PMU (Power Management Unit) trigger (either wakeup or sleep) is issued, wakeup\_int in Register (0x6C) PMU\_TRIGGER configures if an interrupt is send to the application processor. If the AP wants to trigger sleeps itself for the gyro, the gyr\_wakeup\_trigger is configured accordingly and no wakeup triggers are issued.

The PMU trigger interrupt is from the system perspective used in a similar manner as the anymotion and nomotion interrupts. The PMU trigger interrupt follows the Register (0x54) INT LATCH configuration for resetting the interrupt.

# 2.6.12 FIFO Interrupts (Accel, Gyro, and Mag)

The FIFO supports two interrupts, a FIFO full interrupt and a watermark interrupt. The FIFO full interrupt is issued when the FIFO is full and the next full data sample would cause a FIFO overflow, which may lead to samples being deleted. Technically, that means that a FIFO full interrupt is issued, whenever less space than two maximum size frames is left in the FIFO. The FIFO watermark interrupt is fired, when the FIFO fill level in *fifo\_byte\_counter* in Register (0x22-0x23) FIFO\_LENGTH is above a pre-configured watermark, defined in *fifo\_watermark* in Register (0x46-0x47) FIFO\_CONFIG.

Note: The unit of *fifo\_watermark* is 4 bytes whereas the unit of *fifo\_byte\_counter* is single bytes.



Page 48

# 2.7 Step Counter

The step counter implements the function required for step counting in Android 4.4 and greater.

The step counter accumulates the steps detected by the step detector interrupt. Based on more sophisticated algorithms, the step counter features a higher accuracy and reporting latency than the step detector interrupt described in section 2.6.3.

The step counter is configurable to the following modes through the step detector settings:

- Normal mode (default setting, recommended for most applications)
- Sensitive mode (can be used for light weighted, small persons)
- Robust mode (can be used, if many false positive detections are observed)

In order to read out the step counter values it is recommended to switch to normal mode

The step counter is enabled and reset with *step\_cnt\_en* in Register (0x7A-0x7B) STEP\_CONF. It shares its configuration with the step detector interrupt in Register (0x7A-0x7B) STEP\_CONF.

The step counter can be used in low-power mode. In order to receive the most recent number of counted steps, it is recommended to switch to normal mode prior to reading out the Register (0x78-0x79) STEP CNT.

More details can be found in the according step counter application note.

#### 2.8 Device Self-Test

This feature permits to check the sensor functionality via a built-in self-test (BIST). The accelerometer has a comprehensive self-test function for the MEMS element, the gyroscope implements a simple self-test/life-test.

#### 2.8.1 Self-Test Accelerometer

By applying electrostatic forces to the sensor core instead of external accelerations, the entire signal path of the sensor can be tested. Activating the self-test results in a static offset of the acceleration data; any external acceleration or gravitational force applied to the sensor during active self-test will be observed in the output as a superposition of both acceleration and self-test signal. All three axes are activated at the same time.

Before the self-test is enabled the accelerometer should be put into normal mode (write value 0x11 to Register (0x7E) CMD). The Register (0x40) ACC\_CONF has to be set to value 0x2C (acc\_odr= 1600Hz; acc\_bwp= 2; acc\_us= 0) and the Register (0x41) ACC\_RANGE has to be set to value 0x08 (acc\_range= 8g). Otherwise the accelerometer self-test mode will not function correctly.

The self-test is activated by writing the value "0b01" to the acc\_self\_test\_enable bits in the Register (0x6D) SELF\_TEST. It is possible to control the direction of the deflect ion of all 3 axes through the bit acc\_self\_test\_sign. The excitations occurs in negative (positive) direction if acc\_self\_test\_sign= "0b0" ("0b1"). The amplitude of the deflection has to be set high by writing acc\_self\_test\_amp= "0b1". After the self-test is enabled, the user should wait 50 ms before interpreting the acceleration data.



Page 49

In order to ensure a proper interpretation of the self-test signal it is recommended to perform the self-test for both (positive and negative) directions and then to calculate the difference of the resulting acceleration values. The table below shows the minimum absolute differences for each axis. The actual absolute measured signal differences can be significantly larger.

Table 27: Accelerometer self-test minimum difference values

	x-axis signal	y-axis signal	z-axis signal
Minimum difference signal	2 g	2 g	2 g

It is recommended to perform a reset of the device after a self-test has been performed. If the reset cannot be performed, the following sequence must be kept to prevent unwanted interrupt generation: disable interrupts, change parameters of interrupts, wait for at least 50 ms, enable desired interrupts.

#### 2.8.2 Self-Test Gyroscope

The gyroscope BIST can be triggered during normal operation mode. It checks the sensors drive amplitude, its frequency and the stability of the drive control loop. Hence, disturbances of the movement by particles, mechanical damage or pressure loss can be detected.

The self-test for the gyroscope will be started by writing a "1" to gyr\_self\_test\_enable in Register (0x6D) SELF\_TEST. The result will be in gyr\_self\_test\_ok in Register (0x1B) STATUS.

In addition, any particles or damages can be easily identified in a "Manual Performance Check". Due to the outstanding offset and noise performance the measured values at zero-rate fit the specified performance.

#### 2.8.3 Self-Test Magnetometer

The magnetometer supports two self-tests modes: Normal self-test and advanced self-test.

#### 2.8.3.1 Normal Self-Test

During normal self-test, the following verifications are performed:

- FlipCore signal path is verified by generating signals on-chip. These are processed through the signal path and the measurement result is compared to known thresholds
- FlipCore (X and Y) connection to ASIC are checked for connectivity and short circuits
- Hall sensor connectivity is checked for open and shorted connections
- Hall sensor signal path and hall sensor element offset are checked for overflow

To perform a self-test, the magnetometer interface must first be put into normal mode by writing 0x19 into Register (0x7E) CMD and then be configured into setup mode by setting mag\_manual\_en bit in Register (0x4C-0x4F) MAG\_IF to "1".

After the configuration of the magnetometer interface, the magnetometer itself must be put into sleep mode. Self-test mode is then entered by setting the bit "Self-test" (indirect mag register write to 0x4C bit0) to "1". After performing self-test, this bit is set back to "0". When self-test is successful, the corresponding self-test result bits are set to "1" (indirect mag register read from



Page 50

"X-Self-Test" register 0x42 bit0, "Y-Self-Test" register 0x44 bit0, "Z-Self-Test" register 0x46 bit0). If self-test fails for an axis, the corresponding result bit returns "0".

Note: See section 2.4.3.1 for detailed information about magnetometer interface setup mode and indirect magnetometer register read/write accessing

#### 2.8.3.2 Advanced Self-Test

Advanced self-test performs a verification of the Z channel signal path functionality and sensitivity. An on-chip coil wound around the hall sensor can be driven in both directions with a calibrated current to generate a positive or negative field of around  $100~\mu T$ .

Advanced self-test is an option that is active in parallel to the other operation modes. The only difference is that during the active measurement phase, the coil current is enabled. The recommended usage of advanced self-test is the following:

- 1. Set sleep mode
- 2. Disable X, Y axis
- 3. Set Z repetitions to desired level
- 4. Enable positive advanced self-test current
- 5. Set forced mode, readout Z and R channel after measurement is finished
- 6. Enable negative advanced self-test current
- 7. Set forced mode, readout Z and R channel after measurement is finished
- 8. Disable advanced self-test current (this must be done manually)
- 9. Calculate difference between the two compensated field values. This difference should be around 200  $\mu T$  with some margins
- 10. Perform a soft reset of manually restore desired settings

Please refer to the corresponding application note for the exact thresholds to evaluate advanced self-test.

The table below describes how the advanced self-test is controlled:

Table 28: Magnetometer advanced self-test control

(Mag register 0x4C) Adv.ST <1:0>	Configuration
00b	Normal operation (no self-test), default
01b	Reserved, do not use
10b	Negative on-chip magnetic field generation
11b	Positive on-chip magnetic field generation

The BMX160 API/driver provided by Bosch Sensortec provides a comfortable way to perform both self-tests and to directly obtain the result without further calculations. It is recommended to use this as a reference.



Page 51

# 2.9 Offset Compensation

BMX160 offers fast and manual compensation as well as inline calibration.

Fast offset compensation is performed with pre-filtered data, and the offset is then applied to both, pre-filtered and filtered data. If necessary the result of this computation is saturated to prevent any overflow errors (the smallest or biggest possible value is set, depending on the sign). The public offset compensation Register (0x71-0x77) OFFSET are images of the corresponding registers in the NVM. With each image update (see chapter 2.10 for details) the contents of the NVM registers are written to the public registers. The public registers can be overwritten by the user at any time. Offset compensation needs to be enabled through *gyr\_off\_en* and *acc\_off\_en* in Register (0x71-0x77) OFFSET.

#### 2.9.1 Fast Offset Compensation

Fast offset compensation (FOC) is a one-shot process that compensates offset errors of accelerometer and gyro by setting the offset compensation registers to the negated offset error. This is best suited for "end-of-line trimming" with the customers device positioned in a well-defined orientation.

Before triggering, the FOC needs to be configured via the Register (0x69) FOC\_CONF. Accelerometer and gyroscope FOC can be separately disabled or enabled. Gyroscope target value is always 0 dps, for the accelerometer the target value has to be defined for each channel (-1 g, 0 g, +1 g) depending on sensor position relative to the earth gravity field.

FOC is triggered by issuing a *start\_foc* command to Register (0x7E) CMD. Once triggered, the status of the fast correction process is reflected in the status bit *foc\_rdy* in Register (0x1B) STATUS. *Foc\_rdy* is "0" while the measurement is in progress. Accelerometer and gyroscope values are measured with preset filter settings. This will take a maximum time of 250 ms.

The negated measured values are written to Register (0x71-0x77) OFFSET automatically (overwriting previous offset register values), cancelling out offset errors if "gyr\_off\_en" and "acc\_off\_en" in Register (0x71-0x77) OFFSET are activated.

For the accelerometer offset, the accuracy is 3.9 mg.

Fast compensation should not be used in combination with the low-power mode. In low-power mode the conditions (availability of necessary data) for proper function of fast compensation are not fulfilled.

Fast offset compensation does not clear the data ready bit in Register (0x1B) STATUS. It is recommended to read the Register (0x04-0x17) DATA after FOC completes, to remove a stall data ready bit from before the FOC.

## 2.9.2 Manual Offset Compensation

The contents of the public compensation Register (0x71-0x77) OFFSET may be set manually via the digital interface. After modifying the Register (0x71-0x77) OFFSET the next data sample is not valid.



Page 52

Writing to the offset compensation registers is not allowed while the fast compensation procedure is running.

"gyr\_off\_en" and "acc\_off\_en" in Register (0x71-0x77) OFFSET need to be activated as well.

#### 2.9.3 Inline Calibration

For certain applications, it is often desirable to calibrate the offset once and to store the compensation values permanently. This can be achieved by using fast or manual offset compensation to determine the proper compensation values and then storing these values permanently in the NVM.

Each time the device is reset, the compensation values are loaded from the non-volatile memory into the image registers and used for offset compensation.

# 2.10 Non-Volatile Memory

The entire memory of the BMX160 consists of volatile and non-volatile registers. Part of it can be both read and written by the user. Access to non-volatile memory is only possible through (volatile) image registers.

We support a maximum number of write cycles equal or less than 14.

The Register (0x70) NV\_CONF and Register (0x71-0x77) OFFSET have an NVM backup which is accessible by the user.

The content of the NVM is loaded to the image registers after a reset (either POR or softreset). As long as the image update is in progress, bit *nvm\_rdy* in Register (0x1B) STATUS is "0", otherwise it is "1".

The image registers can be read and written like any other register.

Writing to the NVM is a three-step procedure:

Write the new contents to the image registers.

Write "1" to bit *nvm\_prog\_en in the* Register (0x6A) CONF register in order to unlock the NVM. Write prog\_nvm (0xA0) to the Register (0x7E) CMD to trigger the write process.

Writing to the NVM always renews the entire NVM contents. It is possible to check the write status by reading bit  $nvm\_rdy$ . While  $nvm\_rdy$ = "0", the write process is still in progress; if  $nvm\_rdy$ = "1", then writing is completed. As long as the write process is ongoing, no change of power mode and image registers is allowed. An NVM write cycle can only be initiated, when the accelerometer is in normal mode.



Page 53

# 2.11 Register Map

This chapter contains register definitions. REG[x] < y > denotes bit y in byte x in register REG. Val(Name) is the value contained in the register interpreted as non-negative binary number. When writing to reserved bits, "0" should be written when not stated different.

Register   Address   Register Name   Default   Value   Value   Value   Value   CMD   Ox00   Cmd   Ox7D   Cmd   Ox7B   STEP_CONF_1   Ox03   reserved   step_cnt_en   Step_cnt_en   Ox7A   STEP_CONF_0   Ox15   Step_cnt_1   Ox00   Step_cnt_1   Ox00   Step_cnt_1   Ox00   Step_cnt_1   Ox00   Step_cnt_1   Ox00   Ox79   STEP_CNT_0   Ox00   Ox79   STEP_CNT_0   Ox00   Ox77   OFFSET_6   Ox00   Ox70   Ox76   OFFSET_5   Ox00   Ox76   Ox75   Ox75ET_5   Ox00   Ox75   Ox75ET_4   Ox00   Ox75   Ox75ET_4   Ox00   Ox75   Ox76ET_2   Ox00   Ox76   Ox774   OFFSET_3   Ox00   Ox774   OFFSET_3   Ox00   Ox774   Ox775   Ox	step_cont_conf_10_8  off_gyr_x_9_8
Address         Value         cmd           0x7E         CMD         0x00         cmd           0x7D         -         reserved           0x7C         -         reserved           0x7B         STEP_CONF_1         0x03         reserved           0x7A         STEP_CONF_0         0x15         step_conf_7_0           0x79         STEP_CNT_1         0x00         step_cnt_15_8           0x78         STEP_CNT_0         0x00         step_cn_7_0           0x77         OFFSET_6         0x00         gyr_off_en         acc_off_en         off_gyr_z_9_8           0x76         OFFSET_5         0x00         off_gyr_z_7_0         off_gyr_y_7_0           0x75         OFFSET_4         0x00         off_gyr_x_7_0         off_gyr_x_7_0           0x74         OFFSET_3         0x00         off_gyr_x_7_0         off_acc_z           0x72         OFFSET_1         0x00         off_acc_z         off_acc_x           0x71         OFFSET_0         0x00         off_acc_x         u_spare_0         i2c_wd           0x6F         -         -         reserved           0x6E         -         -         reserved           0x6D         SELF_TES	step_cont_conf_10_8
0x7E         CMD         0x00         cmd           0x7D         -         reserved           0x7C         -         reserved           0x7B         STEP_CONF_1         0x03         reserved           0x7A         STEP_CONF_0         0x15         step_conf_7_0           0x79         STEP_CNT_1         0x00         step_cnt_15_8           0x78         STEP_CNT_0         0x00         step_cnt_7_0           0x77         OFFSET_6         0x00         gyr_off_en         acc_off_en         off_gyr_z_9_8         off_gyr_y_9_8           0x75         OFFSET_5         0x00         off_gyr_y_7_0         off_gyr_y_7_0           0x74         OFFSET_3         0x00         off_gyr_x_7_0         off_gyr_x_7_0           0x73         OFFSET_2         0x00         off_acc_z         off_acc_z           0x72         OFFSET_1         0x00         off_acc_x         off_acc_x           0x70         NV_CONF         0x00         reserved         u_spare_0         i2c_wd           0x6E         -         -         reserved           0x6D         SELF_TEST         0x00         reserved         acc_self_test_acc_self_test_amp         sig	
0x7D         -         -         reserved           0x7C         -         -         reserved           0x7B         STEP_CONF_1         0x03         reserved         step_cnt_en           0x7A         STEP_CONF_0         0x15         step_cnf_7_0           0x79         STEP_CNT_1         0x00         step_cnt_15_8           0x78         STEP_CNT_0         0x00         step_cnt_7_0           0x77         OFFSET_6         0x00         gyr_off_en         acc_off_en         off_gyr_z_9_8         off_gyr_y_9_8           0x76         OFFSET_5         0x00         off_gyr_y_7_0         off_gyr_y_7_0           0x74         OFFSET_4         0x00         off_gyr_y_7_0           0x74         OFFSET_3         0x00         off_gyr_x_7_0           0x73         OFFSET_1         0x00         off_acc_z           0x72         OFFSET_1         0x00         off_acc_x           0x70         N_CONF         0x00         reserved         u_spare_0         i2c_wd           0x6F         -         -         reserved           0x6D         SELF_TEST         0x00         reserved         acc_self_test_acc_self_amp           0x6D         SELF_TEST	
0x7C         -         reserved         step_cnt_en           0x7B         STEP_CONF_1         0x03         reserved         step_cnt_en           0x7A         STEP_CONF_0         0x15         step_cnf_7_0           0x79         STEP_CNT_1         0x00         step_cnt_15_8           0x78         STEP_CNT_0         0x00         step_cnt_7_0           0x77         OFFSET_6         0x00         gyr_off_en         acc_off_en         off_gyr_z_9_8         off_gyr_y_9_8           0x76         OFFSET_5         0x00         off_gyr_z_7_0         off_gyr_z_7_0         off_gyr_y_7_0         off_gyr_x_7_0         off_gyr_x_7_0         off_gyr_x_7_0         off_gyr_x_7_0         off_acc_z         off_acc_z         off_acc_z         off_acc_y         off_acc_y         off_acc_y         off_acc_y         off_acc_y         off_acc_y         off_acc_x         ox70         ox00         reserved         u_spare_0         i2c_wd         ox66         -         reserved         oxelf_test_acc_self_test_acc_self_test_acc_self_test_enable         acc_self_test_amp_ sig	
0x7A         STEP_CONF_0         0x15         step_conf_7_0           0x79         STEP_CNT_1         0x00         step_cnt_15_8           0x78         STEP_CNT_0         0x00         step_cnt_7_0           0x77         OFFSET_6         0x00         gyr_off_en         acc_off_en         off_gyr_z_9_8         off_gyr_y_9_8           0x76         OFFSET_5         0x00         off_gyr_z_7_0         off_gyr_z_7_0           0x75         OFFSET_4         0x00         off_gyr_x_7_0         off_gyr_x_7_0           0x74         OFFSET_3         0x00         off_acc_z         off_acc_z           0x72         OFFSET_2         0x00         off_acc_x         off_acc_y           0x71         OFFSET_0         0x00         off_acc_x         u_spare_0         i2c_wd           0x6F         -         -         reserved           0x6E         -         -         reserved           0x6D         SELF_TEST         0x00         reserved         acc_self_test_acc_self_test_amp	
0x79         STEP_CNT_1         0x00         step_cnt_15_8           0x78         STEP_CNT_0         0x00         step_cnt_7_0           0x77         OFFSET_6         0x00         gyr_off_en         acc_off_en         off_gyr_z_9_8         off_gyr_z_7_0           0x76         OFFSET_5         0x00         off_gyr_z_7_0         off_gyr_z_7_0         off_gyr_x_7_0         off_gyr_x_7_0 </td <td>off_gyr_x_9_8</td>	off_gyr_x_9_8
0x78         STEP_CNT_0         0x00         step_cnt_7_0           0x77         OFFSET_6         0x00         gyr_off_en         acc_off_en         off_gyr_z_9.8         off_gyr_y_9.8           0x76         OFFSET_5         0x00         off_gyr_z_7.0         off_gyr_z_7.0         off_gyr_y_7.0         off_gyr_y_7.0         off_gyr_y_7.0         off_gyr_x_7.0         off_gyr_x_7.0         off_gyr_x_7.0         off_gyr_x_7.0         off_gyr_x_7.0         off_acc_z         off_acc_z         off_acc_z         off_acc_y         off_acc_y         off_acc_x	off_gyr_x_9_8
0x77         OFFSET_6         0x00         gyr_off_en         acc_off_en         off_gyr_z_9_8         off_gyr_y_9_8           0x76         OFFSET_5         0x00         off_gyr_z_7_0         off_gyr_z_7_0           0x75         OFFSET_4         0x00         off_gyr_y_7_0           0x74         OFFSET_3         0x00         off_gyr_x_7_0           0x73         OFFSET_1         0x00         off_acc_z           0x72         OFFSET_1         0x00         off_acc_y           0x71         OFFSET_0         0x00         off_acc_x           0x70         NV_CONF         0x00         reserved         u_spare_0         i2c_wd           0x6E         -         -         reserved           0x6D         SELF_TEST         0x00         reserved         gyr_self_test_acc_self_test_acc_self_test_amp         acc_self_test_amp         acc_self_test_amp	off_gyr_x_9_8
0x76         OFFSET_5         0x00         off_gyr_z_7_0           0x75         OFFSET_4         0x00         off_gyr_y_7_0           0x74         OFFSET_3         0x00         off_gyr_x_7_0           0x73         OFFSET_2         0x00         off_acc_z           0x72         OFFSET_1         0x00         off_acc_y           0x71         OFFSET_0         0x00         off_acc_x           0x70         NV_CONF         0x00         reserved         u_spare_0         i2c_wd           0x6F         -         -         reserved           0x6D         SELF_TEST         0x00         reserved         gyr_self_test_acc_self_test_acc_self_test_amp         acc_self_test_amp         acc_self_test_amp	
0x75         OFFSET_4         0x00         off_gyr_y_7_0           0x74         OFFSET_3         0x00         off_gyr_x_7_0           0x73         OFFSET_2         0x00         off_acc_z           0x72         OFFSET_1         0x00         off_acc_y           0x71         OFFSET_0         0x00         off_acc_x           0x70         NV_CONF         0x00         reserved         u_spare_0         i2c_wd           0x6F         -         -         reserved           0x6E         -         -         reserved           0x6D         SELF_TEST         0x00         reserved         gyr_self_test_acc_self_test_acc_self_test_amp         acc_self_test_amp         sig	
0x73         OFFSET_2         0x00         off_acc_z           0x72         OFFSET_1         0x00         off_acc_y           0x71         OFFSET_0         0x00         off_acc_x           0x70         NV_CONF         0x00         reserved         u_spare_0         i2c_wd           0x6F         -         -         reserved           0x6E         -         -         reserved           0x6D         SELF_TEST         0x00         reserved         gyr_self_test_acc_self_test_amp         acc_self_test_amp	
0x72         OFFSET_1         0x00         off_acc_y           0x71         OFFSET_0         0x00         off_acc_x           0x70         NV_CONF         0x00         reserved         u_spare_0         i2c_wd           0x6F         -         -         reserved           0x6E         -         -         reserved           0x6D         SELF_TEST         0x00         reserved         gyr_self_test_acc_self_test_acc_self_test_enable         acc_self_test_amp         sig	
0x71         OFFSET_0         0x00         off_acc_x           0x70         NV_CONF         0x00         reserved         u_spare_0         i2c_wd           0x6F         -         -         reserved           0x6E         -         -         reserved           0x6D         SELF_TEST         0x00         reserved         gyr_self_test_acc_self_test_acc_self_test_enable         acc_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_te	
0x70         NV_CONF         0x00         reserved         u_spare_0         i2c_wd           0x6F         -         -         reserved           0x6E         -         -         reserved           0x6D         SELF_TEST         0x00         reserved         gyr_self_test_acc_self_test_enable         acc_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_test_self_test_self_test_self_test_acc_self_test_acc_self_test_acc_self_test_acc_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_self_test_sel	
0x6F         -         -         reserved           0x6E         -         -         reserved           0x6D         SELF_TEST         0x00         reserved         gyr_self_test_ acc_self_test_ enable         acc_self_test_ amp         sig	vdt en i2c wdt sel spi en
0x6D SELF_TEST 0x00 reserved gyr_self_test_ acc_self_test_ acc_self_test_ amp sign	aton izotnatosi spiton
enable amp sig	
yyı_wancup_iii gyı_sicep_state  gyı_wancup_iiiggel	gyr_sleep_trigger
0x6B IF_CONF 0x00 reserved	spi3
0x6A         CONF         0x00         reserved	nvm_prog_en reserved
0x69         FOC_CONF         0x00         reserved         foc_gyr_en         foc_acc_x         foc_acc_y           0x68         INT FLAT 1         0x11         reserved         int flat hold	foc_acc_z int flat hy
0x67 INT_FLAT_0 0x10 reserved int_nat_noid int_flat_theta	int_liat_ny
0x66 INT ORIENT 1 0x48 int orient axes int orient ud int orient theta	
exen	
0x65 INT_ORIENT_0 0x18 int_orient_hy int_orient_blocking	
0x64         INT_TAP_1         0x0A         reserved         int_tap           0x63         INT_TAP_0         0x04         int tap quiet   int tap shock           reserved	· <del>-</del>
0x63         INT_TAP_0         0x04         int_tap_quiet         int_tap_shock         reserved           0x62         INT_MOTION_3         0x24         reserved         int_sig_mot_proof         int_sig_mot_skip	int_tap_dur int_sig_mot int_slo_nomo
	sel sel
0x61 INT_MOTION_2 0x14 int_slo_nomo_th	
0x60         INT_MOTION_1         0x14         int_anymo_th           0x5F         INT_MOTION_0         0x00         int_slo nomo dur	int anym dur
0x5E INT LOWHIGH 4 0xC0 int high th	int_driyin_ddi
0x5D INT_LOWHIGH_3 0x0B int_high_dur	
0x5C INT_LOWHIGH_2 0x81 int_high_hy reserved int_low_	v_mode int_low_hy
0x5B INT_LOWHIGH_1	
0x5A         INT_LOWHIGH_0         0x07         int_low_dur           0x59         INT_DATA_1         0x00         int_motion_src         reserved	
0x58         INT_DATA_0         0x00 int_low_high_sr         reserved         int_tap_src	reserved
C C C C C C C C C C C C C C C C C C C	
0x57 INT_MAP_2 0x00 int2_flat int2_orient int2_s_tap int2_d_tap int2_nomotion int2_any 0x56 INT_MAP_1 0x00 int1 drdy int1 fwm int1 ffull int1 pmu trig int2 drdy int2 fr	
0x55 INT MAP 0 0x00 int1 flat int1 orient int1 s tap int1 d tap int1 nomotion int1 any	
0x54 INT_LATCH 0x00 reserved int2_input_en int1_input_en	int_latch
0x53 INT_OUT_CTRL 0x00 int2_output_en int2_od int2_lvl int2_edge_ctrl int1_output_en int1_	
0x52 INT EN 2 0x00 reserved int step_det en int nom	
0x51 INT_EN_1 0x00 reserved int_fwm_en int_ffull_en int_drdy_en int_low_en int_highg 0x50 INT_EN_0 0x00 int_flat_en int_orient_en int_s_tap_en int_d_tap_en reserved int_anyr	ng_z_en int_highg_y_en int_highg_x_en ymo z int anymo y int anymo x
oxoo inti_eiv_o oxoo int_nat_en int_onent_en int_s_tap_en int_d_tap_en reserved int_anyr	
0x4F MAG_IF_3 0x00 write_data	
0x4E MAG_IF_2 0x4C write_addr	
0x4D MAG_IF_1 0x42 read_addr	me a ad bount
0x4C MAG_IF_0 0x80 mag_manual_ reserved mag_offset en	mag_rd_burst
0x4B - 0x20 reserved	
0x4A         -         -         reserved           0x48         -         -         -	
0x47 FIFO_CONFIG_1 0x10 fifo_gyr_en fifo_acc_en fifo_mag_en fifo_header_en fifo_tag_int1_en fifo_tag_in	int2 en fifo time en reserved
0x46 FIFO_CONFIG_0 0x80 fifo_water_mark	
0x45 FIFO_DOWNS 0x88 acc_fifo_filt_ acc_fifo_downs gyr_fifo_filt_ data	gyr_fifo_downs
0x44 MAG CONF 0x0B reserved	
0x43 GYR_RANGE 0x00 reserved	
OVA CVP CONF OVOS	mag_odr gyr_range
0x42         GYR_CONF         0x28         reserved         gyr_bwp           0x41         ACC RANGE         0x03         reserved	mag_odr



Page 54

Do.25	0x40	ACC CONF	0x28	acc us	acc us acc bwp acc odr						
Do.25   Co.24	0x3F	-	-								
Do22	0x25	-	-								
Do22   FIFO LENGTH 0	0x24	FIFO_DATA	0x00		fifo_data						
Doz.0	0x23		0x00			reserved			fifo	_byte_counter_1	0_8
Dozd   TEMPERATURE 0											
DotE											
DotE											
Dot10									<b>V</b> — —	V =	
DATE   DATA_11   DATA_12   DATA_14   DATA_12   DATA_14   DATA_15   DATA_16   DATA_16   DATA_16   DATA_16   DATA_16   DATA_16   DATA_16   DATA_16   DATA_17   DATA_18   DATA_18   DATA_18   DATA_19   DATA_1				. = 0							
Ox18				_							
Ox1A         SENSORTIME 2         0x00         sensor time 23.16           0x19         SENSORTIME 1         0x00         sensor time 15.8           0x19         SENSORTIME 0         0x00         sensor time 7.0           0x17         DATA_19         0x00         acc_x_15.8           0x16         DATA_11         0x00         acc_x_7.0           0x15         DATA_17         0x00         acc_y_15.8           0x14         DATA_15         0x00         acc_x_15.8           0x14         DATA_15         0x00         acc_x_15.8           0x12         DATA_14         0x00         acc_x_7.0           0x11         DATA_13         0x00         gyr_x_15.8           0x10         DATA_11         0x00         gyr_x_7.0           0x0F         DATA_11         0x00         gyr_x_7.0           0x0D         DATA_9         0x00         gyr_x_7.0           0x0D         DATA_9         0x00         gyr_x_7.0           0x0D         DATA_9         0x00         gyr_x_7.0           0x0B         DATA_7         0x00         mag_x_15.8           0x0A         DATA_6         0x00         mag_x_15.8           0x0B         DATA_1 </td <td></td>											
D-19				drdy_acc	aray_gyr	drdy_mag	,		mag_man_op		reserved
DATA_19											
Ox17											
0x16         DATA_18         0x00         acc_z_T0           0x15         DATA_17         0x00         acc_y_15_8           0x14         DATA_16         0x00         acc_y_70           0x13         DATA_15         0x00         acc_x_15_8           0x12         DATA_14         0x00         acc_x_70           0x11         DATA_13         0x00         gyr_z_15_8           0x10         DATA_12         0x00         gyr_y_70           0x0F         DATA_11         0x00         gyr_y_70           0x0D         DATA_9         0x00         gyr_x_70           0x0D         DATA_9         0x00         gyr_x_70           0x0D         DATA_8         0x00         gyr_x_70           0x0D         DATA_8         0x00         gyr_x_70           0x0B         DATA_7         0x00         gyr_x_70           0x0B         DATA_6         0x00         gyr_x_70           0x0B         DATA_6         0x00         mag_x_15_8           0x0B         DATA_5         0x00         mag_x_75_8           0x0B         DATA_4         0x00         mag_y_76_8           0x0B         DATA_2         0x00         mag_y_70											
DATA_17	0x17	DATA_19	0x00				acc_z	2_15_8			
DATA_16	0x16	DATA_18	0x00				acc_	z_7_0			
0x13         DATA_15         0x00         acc_x15_8           0x12         DATA_14         0x00         acc_x7_0           0x11         DATA_13         0x00         gyr_z15_8           0x10         DATA_12         0x00         gyr_y15_8           0x0E         DATA_11         0x00         gyr_y7_0           0x0D         DATA_10         0x00         gyr_x15_8           0x0C         DATA_9         0x00         gyr_x7_0           0x0B         DATA_7         0x00         gyr_x7_0           0x0A         DATA_6         0x00         rhall_7_0           0x0B         DATA_5         0x00         mag_z15_8           0x0B         DATA_4         0x00         mag_y7_15_8           0x0B         DATA_3         0x00         mag_y7_15_8           0x0B         DATA_2         0x00         mag_y7_15_8           0x0B         DATA_1         0x00         mag_y7_10           0x0B         DATA_1         0x00         mag_y7_10           0x0B         DATA_1         0x00         mag_y7_10           0x0B         DATA_1         0x00         mag_y7_10           0x0B         DATA_1         0x00         mag_y7_0	0x15	DATA_17	0x00				acc_y	<u>158</u>			
0x12         DATA_14         0x00         acc_x_7_0           0x11         DATA_13         0x00         gyr_z_15_8           0x10         DATA_12         0x00         gyr_y_15_8           0x0E         DATA_11         0x00         gyr_y_15_8           0x0E         DATA_10         0x00         gyr_x_7_0           0x0D         DATA_9         0x00         gyr_x_7_0           0x0C         DATA_8         0x00         gyr_x_7_0           0x0B         DATA_7         0x00         rhall_15_8           0x0A         DATA_6         0x00         rhall_7_0           0x0B         DATA_5         0x00         mag_z_15_8           0x0B         DATA_4         0x00         mag_y_15_8           0x0B         DATA_3         0x00         mag_y_15_8           0x0B         DATA_1         0x00         mag_y_7_0           0x0B         DATA_1         0x00         mag_	0x14	DATA_16	0x00		acc_y_7_0						
0x11         DATA_13         0x00         gyr_z_15_8           0x10         DATA_12         0x00         gyr_z_7_0           0x0F         DATA_11         0x00         gyr_y_15_8           0x0E         DATA_10         0x00         gyr_y_7_0           0x0D         DATA_9         0x00         gyr_x_15_8           0x0C         DATA_8         0x00         gyr_x_7_0           0x0B         DATA_7         0x00         rhall_15_8           0x0A         DATA_6         0x00         rhall_7_0           0x09         DATA_5         0x00         mag_z_15_8           0x08         DATA_4         0x00         mag_y_15_8           0x06         DATA_3         0x00         mag_y_7_0           0x06         DATA_1         0x00         mag_y_7_0           0x05         DATA_1         0x00         mag_x_15_8           0x04         DATA_0         0x00         mag_x_7_0           0x03         PMU_STATUS         0x00         mag_y_tr_b         gyr_pmu_status         mag_if_pmu_status           0x02         ERR_REG         0x00         mag_drdy_err drop_cmd_err i2c_fall_err         err_code         fatal_err           0x01         -	0x13	DATA_15	0x00		acc_x_15_8						
0x10         DATA_12         0x00         gyr_z_T_0           0x0F         DATA_11         0x00         gyr_y_T_5           0x0E         DATA_10         0x00         gyr_y_T_0           0x0D         DATA_9         0x00         gyr_x_15_8           0x0C         DATA_8         0x00         gyr_x_7_0           0x0B         DATA_7         0x00         rhall_15_8           0x0A         DATA_6         0x00         rhall_7_0           0x09         DATA_5         0x00         mag_z_15_8           0x08         DATA_4         0x00         mag_y_15_8           0x06         DATA_2         0x00         mag_y_15_8           0x06         DATA_1         0x00         mag_x_15_8           0x04         DATA_0         0x00         mag_x_15_8           0x04         DATA_0         0x00         mag_x_7_0           0x03         PMU_STATUS         0x00         mag_drdy_err drop_cmd_err i2c_fail_err         err_code         fatal_err           0x01         -         -         reserved	0x12	DATA_14	0x00				acc_	x_7_0			
0x0F         DATA_11         0x00         gyr_y_15_8           0x0E         DATA_10         0x00         gyr_y_70           0x0D         DATA_9         0x00         gyr_x_15_8           0x0C         DATA_8         0x00         gyr_x_70           0x0B         DATA_7         0x00         rhall_15_8           0x0A         DATA_6         0x00         rhall_70           0x09         DATA_5         0x00         mag_z_15_8           0x07         DATA_3         0x00         mag_y_15_8           0x06         DATA_2         0x00         mag_y_7_0           0x05         DATA_1         0x00         mag_x_7_0           0x04         DATA_0         0x00         mag_x_7_0           0x03         PMU_STATUS         0x00         reserved         acc_pmu_status         gyr_pmu_status         mag_if_pmu_status           0x02         ERR_REG         0x00         mag_drdy_err         drop_cmd_err         i2c_fail_err         err_code         fatal_err	0x11	DATA_13	0x00		gyr_z_15_8						
0x0E         DATA_10         0x00         gyr_y_7_0           0x0D         DATA_9         0x00         gyr_x_15_8           0x0C         DATA_8         0x00         gyr_x_7_0           0x0B         DATA_7         0x00         rhall_15_8           0x0A         DATA_6         0x00         rhall_7_0           0x09         DATA_5         0x00         mag_z_15_8           0x08         DATA_4         0x00         mag_y_15_8           0x06         DATA_3         0x00         mag_y_15_8           0x06         DATA_2         0x00         mag_y_7_0           0x05         DATA_1         0x00         mag_x_15_8           0x04         DATA_0         0x00         mag_x_7_0           0x03         PMU_STATUS         0x00         reserved         acc_pmu_status         gyr_pmu_status         mag_if_pmu_status           0x01         -         -         reserved         fatal_err	0x10	DATA_12	0x00				gyr_:	z_7_0			
0x0D         DATA_9         0x00         gyr_x_15_8           0x0C         DATA_8         0x00         gyr_x_7_0           0x0B         DATA_7         0x00         rhall_15_8           0x0A         DATA_6         0x00         rhall_7_0           0x09         DATA_5         0x00         mag_z_15_8           0x08         DATA_4         0x00         mag_y_15_8           0x06         DATA_3         0x00         mag_y_15_8           0x06         DATA_1         0x00         mag_y_7_0           0x05         DATA_1         0x00         mag_x_15_8           0x04         DATA_0         0x00         mag_x_7_0           0x03         PMU_STATUS         0x00         reserved         acc_pmu_status         gyr_pmu_status         mag_if_pmu_status           0x02         ERR_REG         0x00         mag_drdy_err         drop_cmd_err         i2c_fail_err         err_code         fatal_err           0x01         -         -         reserved	0x0F	DATA_11	0x00				gyr_y	_15_8			
0x0C         DATA_8         0x00         gyr_x_7_0           0x0B         DATA_7         0x00         rhall_15_8           0x0A         DATA_6         0x00         rhall_7_0           0x09         DATA_5         0x00         mag_z_15_8           0x08         DATA_4         0x00         mag_y_15_8           0x06         DATA_3         0x00         mag_y_7_0           0x05         DATA_1         0x00         mag_x_15_8           0x04         DATA_0         0x00         mag_x_7_0           0x03         PMU_STATUS         0x00         reserved         acc_pmu_status         gyr_pmu_status         mag_if_pmu_status           0x02         ERR_REG         0x00         mag_drdy_err         drop_cmd_err         i2c_fail_err         err_code         fatal_err           0x01         -         -         reserved         -	0x0E	DATA_10	0x00				gyr_	y_7_0			
0x0B         DATA_7         0x00         rhall_15_8           0x0A         DATA_6         0x00         rhall_7_0           0x09         DATA_5         0x00         mag_z_15_8           0x08         DATA_4         0x00         mag_y_15_8           0x07         DATA_3         0x00         mag_y_15_8           0x06         DATA_2         0x00         mag_x_15_8           0x04         DATA_0         0x00         mag_x_7_0           0x03         PMU_STATUS         0x00         reserved         acc_pmu_status         gyr_pmu_status         mag_if_pmu_status           0x02         ERR_REG         0x00         mag_drdy_err         drop_cmd_err         i2c_fail_err         err_code         fatal_err           0x01         -         -         reserved	0x0D	DATA_9	0x00				gyr_x	_15_8			
0x0A         DATA_6         0x00         rhall_7_0           0x09         DATA_5         0x00         mag_z_15_8           0x08         DATA_4         0x00         mag_z_7_0           0x07         DATA_3         0x00         mag_y_15_8           0x06         DATA_2         0x00         mag_x_15_8           0x04         DATA_1         0x00         mag_x_15_8           0x04         DATA_0         0x00         mag_x_7_0           0x03         PMU_STATUS         0x00         reserved         acc_pmu_status         gyr_pmu_status         mag_if_pmu_status           0x02         ERR_REG         0x00         mag_drdy_err         drop_cmd_err         i2c_fail_err         err_code         fatal_err           0x01         -         -         reserved	0x0C	DATA_8	0x00				gyr_:	x_7_0			
0x09         DATA_5         0x00         mag_z_15_8           0x08         DATA_4         0x00         mag_z_7_0           0x07         DATA_3         0x00         mag_y_15_8           0x06         DATA_2         0x00         mag_y_7_0           0x05         DATA_1         0x00         mag_x_15_8           0x04         DATA_0         0x00         mag_x_7_0           0x03         PMU_STATUS         0x00         reserved         acc_pmu_status         gyr_pmu_status         mag_if_pmu_status           0x02         ERR_REG         0x00         mag_drdy_err         drop_cmd_err         i2c_fail_err         err_code         fatal_err           0x01         -         -         reserved	0x0B	DATA_7	0x00				rhall	_15_8			
0x08         DATA_4         0x00         mag_z_7_0           0x07         DATA_3         0x00         mag_y_15_8           0x06         DATA_2         0x00         mag_y_7_0           0x05         DATA_1         0x00         mag_x_15_8           0x04         DATA_0         0x00         mag_x_7_0           0x03         PMU_STATUS         0x00         reserved         acc_pmu_status         gyr_pmu_status         mag_if_pmu_status           0x02         ERR_REG         0x00         mag_drdy_err         drop_cmd_err         i2c_fail_err         err_code         fatal_err           0x01         -         -         reserved	0x0A	DATA_6	0x00				rhall	_7_0			
0x07         DATA_3         0x00         mag_y_15_8           0x06         DATA_2         0x00         mag_y_7_0           0x05         DATA_1         0x00         mag_x_15_8           0x04         DATA_0         0x00         mag_x_7_0           0x03         PMU_STATUS         0x00         reserved         acc_pmu_status         gyr_pmu_status         mag_if_pmu_status           0x02         ERR_REG         0x00         mag_drdy_err         drop_cmd_err         i2c_fail_err         err_code         fatal_err           0x01         -         -         reserved	0x09	DATA_5	0x00				mag_:	z_15_8			
0x06         DATA_2         0x00         mag_y_7_0           0x05         DATA_1         0x00         mag_x_15_8           0x04         DATA_0         0x00         mag_x_7_0           0x03         PMU_STATUS         0x00         reserved         acc_pmu_status         gyr_pmu_status         mag_if_pmu_status           0x02         ERR_REG         0x00         mag_drdy_err         drop_cmd_err         i2c_fail_err         err_code         fatal_err           0x01         -         -         reserved	0x08	DATA_4	0x00				mag_	z_7_0			
0x05         DATA_1         0x00         mag_x_15_8           0x04         DATA_0         0x00         mag_x_7_0           0x03         PMU_STATUS         0x00         reserved         acc_pmu_status         gyr_pmu_status         mag_if_pmu_status           0x02         ERR_REG         0x00         mag_drdy_err         drop_cmd_err         i2c_fail_err         err_code         fatal_err           0x01         -         -         reserved	0x07	DATA_3	0x00				mag_	y_15_8			
0x04         DATA_0         0x00         mag_x_7_0           0x03         PMU_STATUS         0x00         reserved         acc_pmu_status         gyr_pmu_status         mag_if_pmu_status           0x02         ERR_REG         0x00         mag_drdy_err         drop_cmd_err         i2c_fail_err         err_code         fatal_err           0x01         -         -         reserved	0x06	DATA_2	0x00				mag_	y_7_0			
0x03         PMU_STATUS         0x00         reserved         acc_pmu_status         gyr_pmu_status         mag_if_pmu_status           0x02         ERR_REG         0x00         mag_drdy_err         drop_cmd_err         i2c_fail_err         err_code         fatal_err           0x01         -         -         reserved	0x05	DATA_1	0x00				mag_:	x_15_8			
0x02         ERR_REG         0x00         mag_drdy_err         drop_cmd_err         i2c_fail_err         err_code         fatal_err           0x01         -         -         -         reserved	0x04	DATA_0	0x00				mag_	x_7_0			
0x02         ERR_REG         0x00         mag_drdy_err         drop_cmd_err         i2c_fail_err         err_code         fatal_err           0x01         -         -         -         reserved	0x03	PMU_STATUS	0x00	rese	rved	acc_pmi	u_status	gyr_pmi	u_status	mag_if_p	mu_status
0x01 reserved	0x02		0x00								
OLO CHID ID OLD OLD OLD OLD OLD OLD OLD OLD OLD OL	0x01	-	-								
I UXUU   CNIP ID   UXUU   CNIP ID	0x00	CHIP_ID	0xD8	chip_id							

Figure 21: BMX160 register map



Page 55

# 2.11.1 Register (0x00) CHIPID

ADDRESS 0x00 RESET 0b11011000 MODE R

DESCRIPTION The register contains the chip identification code.

DEFINITION

Name	Register (0x00) CHIPID					
Bit	7	6	5	4		
Read/Write	R	R	R	R		
Reset Value	1	1	0	1		
Content	chip_id<7:4>					
Bit	3	2	1	0		
	R	R	R	R		
Reset Value	1	0	0	0		
Content	chip_id<3:0>					

# 2.11.2 Register (0x02) ERR\_REG

ADDRESS 0x02 RESET 0b00000000 MODE RW

DESCRIPTION The register reports sensor error flags. Flags are reset when read.

**DEFINITION** 

Bit	Acronym	Definition
7	Reserved	
6	drop_cmd_err	Dropped command to Register (0x7E) CMD
5	Reserved	
4:1	error_code	0000: no error 0001: error 0010: error 0011: low-power mode and interrupt uses pre- filtered data 0100: reserved 0101: reserved 0110: ODRs of enabled sensors in header-less mode do not match 0111: pre-filtered data are used in low power mode 1000-1111: reserved  The first reported error will be shown in the error code.
0	fatal_err	Chip not operable

The register is meant for debug purposes, not for regular verification if an operation completed successfully.



Page 56

#### Extensions under consideration:

fatal\_err: Error during bootup. Broken hardware (e.g. NVM error, see ASIC spec for

details). This flag will not be cleared after reading the register. The only way

to clear the flag is a POR

Acc\_conf\_err: Accelerometer ODR and BW not compatible gyr\_conf\_err: Gyroscope ODR and BW not compatible

Error flags (bits 7:4): store error event until they are reset by reading the register

# 2.11.3 Register (0x03) PMU\_STATUS

ADDRESS 0x03 RESET 0b0000-0000 MODE R

DESCRIPTION The register shows the current power mode of the sensor.

**DEFINITION** 

Name		Register (0x03) PMU_STATUS					
Bit	7		6	5	4		
Read/Write	R	R		R	R		
Reset Value	1	0		0	0		
Content	reserved			acc_pmu_status			
Bit	3		2	1	0		
Read/Write	R	R		R	R		
Reset Value	0	0		0	0		
Content	gyr_pmu_status			mag_if_pmu_status	i		

acc_pmu_status	Accel Mode
0b00	Suspend
0b01	Normal
0b10	Low Power

gyr_pmu_status	Gyro Mode
0b00	Suspend
0b01	Normal
0b10	Reserved
0b11	Fast Start-Up

mag_if_pmu _status	Magnetometer Interface Mode
0b00	Suspend
0b01	Normal
0b10	Low Power

The register reflects the current power modes of all sensor configured as soon as they are effective. If a sensor is enabled, the new sensor mode is reported as soon as the MEMS is up



Page 57

and before digital filters have settled. The settling time depends on filter settings. The power modes may be changed through the Register (0x7E) CMD. In addition, for the gyroscope through register events may be defined, which change the gyro power mode.

In low power mode the FIFO is not accessible. For read outs of the FIFO the sensor has to be set to normal mode, after read-out the sensor can be set back to low power mode.

# 2.11.4 Register (0x04-0x17) DATA

ADDRESS 0x04 (20 byte)
RESET (BYTEWISE) 0b0000-0000
MODE R

DESCRIPTION Register for accelerometer, gyroscope and magnetometer data. DATA[0-19] are treated as atomic update unit with respect to an I2C/SPI operation. A read operation on the Register (0x04-0x17) DATA resets the appropriate \* drdy bits in

Register (0x1B) STATUS. E.g. when only [0] is read, only *drdy\_gyr* is reset.

**DEFINITION** 

DATA[0-19] contain the latest data for the x, y, and z axis of magnetometer MAG\_[X-Z], gyroscope GYR\_[X-Z] and accelerometer ACC\_[X-Z]. The rationale for the ordering is the probability for these configurations is decreasing

- · Readout of accel and sensortime
- Readout of gyro, accel and sensortime
- Readout of magnetometer, gyro, accel and sensortime
- Readout of magnetometer, accel and sensortime

REG (0x04 - 0x17)	DATA[X]	Acronym
0x04	X=0	MAG_X<7:0> (LSB)
0x05	X=1	MAG_X<15:8> (MSB)
0x06	X=2	MAG_Y<7:0> (LSB)
0x07	X=3	MAG_Y<15:8> (MSB)
0x08	X=4	MAG_Z<7:0> (LSB)
0x09	X=5	MAG_Z<15:8> (MSB)
0x0A	X=6	RHALL<7:0> (LSB)
0x0B	X=7	RHALL<15:8> (MSB)
0x0C	X=8	GYR_X<7:0> (LSB)
0x0D	X=9	GYR_X<15:8> (MSB)
0x0E	X=10	GYR_Y<7:0> (LSB)
0x0F	X=11	GYR_Y<15:8> (MSB)
0x10	X=12	GYR_Z<7:0> (LSB)
0x11	X=13	GYR_Z<15:8> (MSB)
0x12	X=14	ACC_X<7:0> (LSB)
0x13	X=15	ACC_X<15:8> (MSB)
0x14	X=16	ACC_Y<7:0> (LSB)
0x15	X=17	ACC_Y<15:8> (MSB)
0x16	X=18	ACC_Z<7:0> (LSB)
0x17	X=19	ACC_Z<15:8> (MSB)



Page 58

# 2.11.5 Register (0x18-0x1A) SENSORTIME

ADDRESS 0x18 (3 byte)

RESET 0x0000

MODE R

DESCRIPTION Sensortime is a 24 bit counter available in suspend, low power, and normal mode. The value of the register is shadowed when it is read in a burst read with the data register at the beginning of the operation and the shadowed value is returned. When the FIFO is read the register is shadowed whenever a new frame is read.

#### **DEFINITION**

The sensortime increments with 39  $\mu$ s. The accuracy of the counter is the same as for the output data rate as described in section 2.3. The sensortime is unique for approx. 10 min and 54 seconds. I.e. the register value starts at 0x000000 and wraps after 0xFFFFFF has been reached.

Name	Register (0x18-0x1A) SENSORTIME [0]						
Bit	7		6		5		4
Read/Write	W	R/W		R/W		R/W	
Reset Value	0	0		0		0	
Content	sensor_time<7:4>						
Bit	3		2		1		0
	R/W	R/W	_	R/W	_	R/W	
Reset Value	0	0		0		0	
Content	sensor_time<3:0>						

Name	Register (0x18-0x1A) SENSORTIME [1]				
Bit	7	6	5	4	
Read/Write	W	R/W	R/W	R/W	
Reset Value	0	0	0	0	
Content	sensor_time<15:11	>			
Bit	3	2	1	0	
Read/Write	R/W	R/W	R/W	R/W	
Reset Value	0	0	0	0	
Content	sensor_time<10:8>				

Name	Register (0x18-0x1A) SENSORTIME [2]							
Bit	7	6	5	4				
Read/Write	W	R/W	R/W	R/W				
Reset Value	0	0	0	0				
Content	sensor_time<23:19	>						
Bit	3	2	1	0				
Doad/Mrito	D/M/	D/M	D/M	D/M/				

DIL	J	4	-	V
Read/Write	R/W	R/W	R/W	R/W
Reset Value	0	0	0	0
Content	sensor_time<19:16>			



Page 59

# 2.11.6 Register (0x1B) STATUS

ADDRESS 0x1B
RESET 0b00000000
MODE R
DESCRIPTION The register reports sensor status flags.
DEFINITION

Bit	Acronym	Definition
7	drdy_acc	Data ready (DRDY) for accelerometer in register
6	drdy_gyr	Data ready (DRDY) for gyroscope in register
5	drdy_mag	Data ready (DRDY) for magnetometer in register
4	nvm_rdy	NVM controller status
3	foc_rdy	FOC completed
2	mag_man_op	"0" indicates no manual magnetometer interface operation "1" indicates a manual magnetometer interface operation triggered via MAG_IF[1] or MAG_IF[2]
1	gyr_self_test_ok	"0" when gyroscope self-test is running or failed. "1" when gyroscope self-test completed successfully.

Drdy\_\*: gets reset when one byte of the register for sensor \* is read.

Nvm\_rdy: status of NVM controller: "0" → NVM write operation is in progress; "1" → NVM

is ready to accept a new write trigger

foc\_rdy: Fast offset compensation completed

## 2.11.7 Register (0x1C-0x1F) INT\_STATUS

ADDRESS 0x1C (4 byte)

**RESET** 

MODE R

DESCRIPTION The register contains interrupt status flags.

**DEFINITION** 

Each flag is associated with a specific interrupt function. It is set when the associated interrupt triggers. The setting of Register (0x54) INT\_LATCH <3:0> controls if the interrupt signal and hence the respective interrupt flag will be permanently latched, temporarily latched or not latched. The interrupt function associated with a specific status flag must be enabled.

Register (0x1C-0x1F) INT_STATUS [0]	Acronym	Definition
7	flat_int	Flat interrupt
6	orient_int	Orientation interrupt
5	s_tap_int	Single tap interrupt
4	d_tap_int	Double tap interrupt
3	pmu_trigger_int	pmu trigger interrupt
2	anym_int	Anymotion
1	sigmot_int	Significant motion interrupt
0	step_int	Step detector interrupt

<sup>&</sup>quot;0" interrupt inactive, "1" interrupt active.



Page 60

	Register (0x1C-0x1F) INT_STATUS [1]	Acronym	Definition
7		nomo_int	Nomotion
6		fwm_int	Fifo watermark
5		ffull_int	Fifo full
4		drdy_int	Data ready
3		lowg_int	Low g
2		highg_z_int	High g
1			Reserved
0			Reserved

<sup>&</sup>quot;0" interrupt inactive, "1" interrupt active.

Register (0x1C-0x1F) INT_STATUS [2]	Acronym	Definition
7	tap_sign	sign of single/double tap triggering signal was "0"→positive / "1" →negative
6	tap_first_z	single/double tap interrupt: "1" → triggered by, or "0"→not triggered by z-axis
5	tap_first_y	single/double tap interrupt: "1" → triggered by, or "0"→not triggered by y-axis
4	tap_first_x	single/double tap interrupt: "1" → triggered by, or "0"→not triggered by x-axis
3	anym_sign	slope sign of slope tap triggering signal was "0"→positive, or "1" →negative
2	anym_first_z	Anymotion interrupt: "1" → triggered by, or "0"→not triggered by z-axis
1	anym_first_y	Anymotion interrupt: "1" → triggered by, or "0"→not triggered by y-axis
0	anym_first_x	Anymotion interrupt: "1" → triggered by, or "0"→not triggered by z-axis



Page 61

Register (0x1C-0x1F) INT_STATUS [3]	Acronym	Definition
7	flat	device is in "1" $\rightarrow$ flat, or "0" $\rightarrow$ non flat position; only valid if (0x16) int_flat_en= "1"
6	orient<2>	Orientation value of z-axis: "0" $\rightarrow$ upward looking, or "1" $\rightarrow$ downward looking. The flag always reflect the current orientation status, independent of the setting of <3:0>. The flag is not updated as long as an orientation blocking condition is active.
<5:4>	orient<1:0>	orientation value of xx-y-plane: "00"→portrait upright; "01"→portrait upside down; "10"→landscape left; "11"→landscape right; The flags always reflect the current orientation status, independent of the setting of <3:0>. The flag is not updated as long as an orientation blocking condition is active.
3	high_sign	sign of acceleration signal that triggered high-g interrupt was "0"→positive, "1" →negative
2	high_first_z	high-g interrupt: "1" → triggered by, or "0"→not triggered by z-axis
1	high_first_y	high-g interrupt: "1" $\rightarrow$ triggered by, or "0" $\rightarrow$ not triggered by y-axis
0	high_first_x	high-g interrupt: "1" $\rightarrow$ triggered by, or "0" $\rightarrow$ not triggered by x-axis

The status bits in [2] and [3] are only meaningful if the corresponding interrupt in [0] or [1] is active.

# 2.11.8 Register (0x20-0x21) TEMPERATURE

ADDRESS 0x20 (2 byte)

RESET na

MODE R

DESCRIPTION The register contains the temperature of the sensor.

DEFINITION

The temperature is disabled when all sensors are in suspend mode. The output word of the 16-bit temperature sensor is valid if the gyroscope is in normal mode, i.e.  $gyr_pmu_status=0$ b01. The resolution is typically ½9 K/LSB:

Value	Temperature
0x7FFF	87 – ½°°C
•••	
0x0000	23 °C
•••	
0x8001	-41 + ½° °C
0x8000	Invalid



DEFINITION

# BMX160 Data sheet

Page 62

If the gyroscope is in normal mode (see Register (0x03) PMU\_STATUS), the temperature is updated every 10 ms (+-12%). If the gyroscope is in suspend mode or fast-power up mode, the temperature is updated every 1.28 s aligned with bit 15 of the Register (0x20-0x21) TEMPERATURE.

# 2.11.9 Register (0x22-0x23) FIFO\_LENGTH

ADDRESS 0x22 (2 byte)
RESET see definition
MODE see definition
DESCRIPTION FIFO data readout register.

The register contains FIFO status flags.

Name		Register (	0x22-0x23) FIFO_LI	ENGTH [0]
Bit	7	6	5	4
Read/Write	R	R	R	R
Reset Value	n/a	n/a	n/a	n/a
Content	fifo_byte_counter<7	7:4>		
Bit	3	2	1	0
Read/Write	R	R	R	R
Reset Value	n/a	n/a	n/a	n/a
Content	fifo_byte_counter<	3:0>		
Name		Register (	0x22-0x23) FIFO_LI	ENGTH [1]
D'1		_	_	
Bit	7	6	5	4
Read/Write	<b>7</b>	<b>6</b>	<b>5</b>	<b>4</b>
-	•			-
Read/Write	R	R	R	R
Read/Write Reset Value Content	R n/a Reserved	R	R	R n/a
Read/Write Reset Value	R n/a	R n/a	R n/a	R
Read/Write Reset Value Content Bit	R n/a Reserved 3	R n/a	R n/a	R n/a 0

fifo\_byte\_counter: Current fill level of FIFO buffer. This includes the skip frame for a full FIFO. An empty FIFO corresponds to 0x000. The byte counter may be reset by reading out all frames from the FIFO buffer or when the FIFO is reset through the Register (0x7E) CMD. The byte counter is updated, when a complete frame is read or written.



Page 63

## 2.11.10 Register (0x24) FIFO\_DATA

ADDRESS 0x24

**RESET** see definition

MODE see definition

DESCRIPTION FIFO data readout register.

**DEFINITION** 

The FIFO data are organized in frames as described in section 2.5.1. The new data flag is preserved. Read burst access must be used, the address will not increment when the read burst reads at the address of FIFO\_DATA. When a frame is only partially read out, it is retransmitted including the header at the next readout.

Name		Re	gister (0x24) FIFO_D	ATA
Bit	7	6	5	4
Read/Write	R	R	R	R
Reset Value	n/a	n/a	n/a	n/a
Content	fifo_data<7:4>			
Bit	3	2	1	0
Read/Write	R	R	R	R
Reset Value	n/a	n/a	n/a	n/a
Content	fifo_data<3:0>			

fifo\_data<7:0>: FIFO data readout; data format depends on the setting of Register (0x46-0x47) FIFO\_CONFIG.

## 2.11.11 Register (0x40) ACC\_CONF

ADDRESS 0x40

RESET 0b00101000

MODE RW

DESCRIPTION The register sets the output data rate, the bandwidth, and the read mode of the acceleration sensor.

#### **DEFINITION**

Name		Register (0x40) ACC_CONF			
Bit	7	6	5	4	
Read/Write	R/W	R/W	R/W	R/W	
Reset Value	0	0	1	0	
Content	acc_us	acc_bwp			
Bit	3	2	1	0	
Read/Write	R/W	R/W	R/W	R/W	
Reset Value	1	0	0	0	
Content	acc_odr				

acc\_us: undersampling parameter. The undersampling parameter is typically used in low power mode



Page 64

acc bwp:

bandwidth parameter determines filter configuration (acc us= 0) and averaging for

undersampling mode (acc\_us= 1). For details see section 2.2.1.1.1

define the output data rate in Hz is given by 100/28-val(acc\_odr). The output data rate acc\_odr:

is independent of the power mode setting for the sensor

acc_odr	Output data rate in Hz
0b0000	Reserved
0b0001	25/32
0b0010	25/16
0b1000	100
0b1011	800
0b1100	1600
0b1101-0b1111	Reserved

When acc\_us is set to "0" and the accelerometer is in low-power mode, it will change to normal mode. If the acc\_us is set to "0" and a command to enter low-power mode is send to the Register (0x7E) CMD, this command is ignored.

Configurations without a bandwidth number are illegal settings and will result in an error code in the Register (0x02) ERR REG.

# 2.11.12 Register (0x41) ACC\_RANGE

ADDRESS 0x41

**RESET** see definition

MODE see definition

DESCRIPTION The register allows the selection of the accelerometer g-range.

Name		Register (0x41) ACC_RANGE			
Bit	7	6	5	4	
Read/Write	R/W	R/W	R/W	R/W	
Reset Value	0	0	0	0	
Content	Reserved				
0		-			
Bit	3	2	1	0	
Read/Write	R/W	R/W	R/W	R/W	
Reset Value	0	0	1	1	
Content	acc_range<3:0>				



Page 65

acc\_range<3:0>: Selection of accelerometer g-range:

acc_range[3:0]	Full Scale
0b0011	±2g
0b0101	±4g
0b1000	±8g
0b1100	±16g
all other settings	±2g

reserved: write "0"

Changing the range of the accelerometer does not clear the data ready bit in the Register (0x1B) STATUS. It is recommended to read the Register (0x04-0x17) DATA after the range change to remove a stall data ready bit from before the range change.

# 2.11.13 Register (0x42) GYR\_CONF

ADDRESS 0x42 RESET 0b00101000 MODE RW

DESCRIPTION The register sets the output data rate, the bandwidth, and the read mode of the gyroscope in the sensor.

**DEFINITION** 

Name		Register (0x42) GYR_CONF		
Bit	7	6	5	4
Read/Write	R/W	R/W	R/W	R/W
Reset Value	0	0	1	0
Content	reserved		gyr_bwp	
Bit	3	2	1	0
<b>Bit</b> Read/Write	<b>3</b> R/W	<b>2</b> R/W	<b>1</b> R/W	<b>0</b> R/W
	R/W	_	<b>1</b> R/W 0	-

gyr\_odr: defines the output data rate of the gyro in the sensor. This is independent of the power mode setting for the sensor. The output data rate in Hz is given by 100/2<sup>8-val(gyr\_odr)</sup>.

gyr_odr	Output data rate in Hz
0b0110	25
0b1000	100
•••	
0b1100	1600
0b1101	3200
0b111x	Reserved



Page 66

gyr\_bwp: the gyroscope bandwidth coefficient defines the 3 dB cutoff frequency of the low pass filter for the sensor data. For details see section 2.4.2.

Configurations without a bandwidth number are illegal settings and will result in an error code in the Register (0x02) ERR\_REG.

# 2.11.14 Register (0x43) GYR\_RANGE

ADDRESS 0x43 RESET 0b00000000 MODE RW

DESCRIPTION The register defines the BMX160 angular rate measurement range.

**DEFINITION** 

A measurement range is selected by setting the range bits as follows:

Name		Register (0x43) GYR_RANGE		
Bit	7	6	5	4
Read/Write	R/W	R/W	R/W	R/W
Reset Value	0	0	0	0
Content	Reserved			
Bit	3	2	1	0
Read/Write	R/W	R/W	R/W	R/W
Reset Value	0	0	0	0
Content	reserved	gyr_range<2:0>		

range[2:0]	Full Scale	Resolution
"000"	±2000 °/s	16.4 LSB/°/s ⇔ 61.0 m°/s / LSB
"001"	±1000 °/s	32.8 LSB/°/s ⇔ 30.5 m°/s / LSB
"010"	±500 °/s	65.6 LSB/°/s $\Leftrightarrow$ 15.3 m°/s / LSB
"011"	±250 °/s	131.2 LSB/°/s ⇔ 7.6 m°/s / LSB
"100"	±125 °/s	262.4 LSB/°/s ⇔ 3.8 m°/s / LSB
"101", "110", "111"	reserved	

gyr\_range<2:0>: Angular Rate Range and Resolution.

reserved: write "0"

Changing the range of the gyroscope does not clear the data ready bit in the Register (0x1B) STATUS. It is recommended to read the Register (0x04-0x17) DATA after the range change to remove a stall data ready bit from before the range change.

## 2.11.15 Register (0x44) MAG\_CONF

ADDRESS 0x44 RESET 0b1000-1000 MODE RW

DESCRIPTION The register sets the output data rate of the magnetometer interface in the sensor.



Page 67

Name		Regi	ster (0x44) MAG_C	ONF
Bit	7	6	5	4
Read/Write	R/W	R/W	R/W	R/W
Reset Value	0	0	0	0
Content	Reserved			

Bit	3	2	1	0
Read/Write	R/W	R/W	R/W	R/W
Reset Value	0	0	0	0
Content	mag_odr<3:0>			

#### DEFINITION

Bits <3:0> define the poll rate for the magnetometer attached to the magnetometer interface. This is independent of the power mode setting for the sensor. The output data rate in Hz is given by 50/2<sup>7-val(ODR<3:0>)</sup>. In addition to setting the poll rate, it is required to configure the magnetometer properly using the Register (0x4C-0x4F) MAG\_IF.

#### Bit<3:0>

mag_odr	Output data rate in Hz
0b0000	reserved
0b0001	25/32
0b0010	25/16
•••	
0b0110	25
0b1000	100
0b1011	800
0b1100 - 0b1111	reserved

Bit <7:4> reserved

# 2.11.16 Register (0x45) FIFO\_DOWNS

ADDRESS 0x45 (1 byte)

RESET 0b0000-0000

MODE RW

DESCRIPTION The register is used to configure the down sampling ratios of the accel and gyro data for FIFO.

**DEFINITION** 

The downsampling ratio for the gyro data are given by  $2^{\text{Val(gyr\_fifo\_downs)}}$ , the downsampling ratio for accel data are given by  $2^{\text{Val(acc\_fifo\_downs)}}$ . [acc,gyr]\_fifo\_filt\_data = 0 (1) selects pre-filtered (filtered) data for the FIFO for accelerometer and gyroscope, respectively.



Page 68

Name		Register (0x45) FIFO_DOWNS		
Bit	7	6	5	4
Read/Write	R/W	R/W	R/W	R/W
Reset Value	1	0	0	0
Content	acc_fifo_filt_data	acc_fifo_downs		
Bit	3	2	1	0
Read/Write	R/W	R/W	R/W	R/W
Reset Value	1	0	0	0
Content	gyr_fifo_filt_data	gyr_fifo_downs		

# 2.11.17 Register (0x46-0x47) FIFO\_CONFIG

ADDRESS 0x46 (2 bytes)

RESET see definition

MODE see definition

DESCRIPTION The Register (0x46-0x47) FIFO\_CONFIG is a read/write register and can be used for reading or setting the current FIFO watermark level. This register can also be used for setting the different modes of operation of the FIFO, e.g. which data is going to be stored in it and which format is going to be used (header or headerless mode).

**DEFINITION** 

Name		Register	(0x46-0x47) FIFO_C	ONFIG [0]
Bit	7	6	5	4
Read/Write	R/W	R/W	R/W	R/W
Reset Value	1	0	0	0
Content	fifo_water_mark <7	:4>		
Bit	3	2	1	0
Read/Write	R/W	R/W	R/W	R/W
Reset Value	0	0	0	0
Content	fifo_water_mark <3:0>			

fifo\_water\_mark <7:0>: fifo\_water\_mark defines the FIFO watermark level. An interrupt will be generated, when the number of entries in the FIFO exceeds fifo\_water\_mark. The unit of fifo\_water\_mark are 4 bytes.

Name		Register (0x46-0x47) FIFO_CONFIG [1]		
Bit	7	6	5	4
Read/Write	R/W	R/W	R/W	R/W
Reset Value	0	0	0	1
Content	fifo_gyr_en	fifo_acc_en	fifo_mag_en	fifo_header_en
Bit	3	2	1	0
Read/Write	R/W	R/W	R/W	R/W
Reset Value	0	0	0	0
Content	fifo_tag_int1_en	fifo_tag_int2_en	fifo_time_en	reserved



Page 69

When all the sensors are disabled, the FIFO is disabled and no headers are written. The sensors can be disabled via fifo gyr en, fifo acc en and fifo mag en, respectively.

"0" no gyro data are stored in FIFO, "1" gyro data are stored in FIFO (all 3 fifo gyr en:

axes)

"0" no acc data are stored in FIFO, "1" acc data are stored in FIFO (all 3 axes) fifo acc en: "0" no mag data are stored in FIFO, "1" mag data are stored in FIFO (all 3 fifo\_mag\_en:

axes)

fifo header en: If "1" each frame contains a header as defined in chapter 2.5. If "0" the frame

format will be headerless. In this case, the output data rates of all enabled

sensors for the FIFO need to be identical

"1" ("0") enables (disables) FIFO tag (interrupt) fifo tag int1 en: "1" ("0") enables (disables) FIFO tag (interrupt) fifo tag int2 en:

fifo\_time\_en: "1" ("0") returns (does not return) a sensortime frame after the last valid frame

when more data are read than valid frames are in the FIFO

#### 2.11.18 Register (0x4C-0x4F) MAG\_IF

ADDRESS 0x4C (4 byte)

RESET

[0]: 0b1000-0000 [1]: 0b0100-0010 [2]: 0b0100-1100 [3]: 0b0000-0000

#### MODE RW

DESCRIPTION Register for addressing of the magnetometer. This register allows read and write operations on the magnetometer register map. In addition it is used to setup the read loop for the magnetometer data. Setup and read loop are exclusive to each other, i.e. during the read loop no registers in the magnetometer may be accessed.

Register (0x4C- 0x4F) MAG_IF [0] bit definition	Acronym	Definition
7	mag_manual_en	Enable magnetometer register access on MAG_IF[1] (read operations) or MAG_IF[2] (write operations). This implies that the Register (0x04-0x17) DATA are not updated with magnetometer values. Accessing magnetometer requires the magnetometer in normal mode in Register (0x03) PMU_STATUS.
6	reserved	
<5:2>	mag_offset	Trigger-readout offset in units 2.5 ms. If set to zero, the offset is maximum, i.e. after readout a trigger is issued immediately.
<1:0>	mag_rd_burst	Data length of read burst operation, which reads out data from magnetometer (0b00= 1, 0b01= 2, 0b10= 6, 0b11= 8 bytes).



Page 70

Register	Setup mode	Trigger and Readout mode
MAG_IF[1]	Address to read	Address to read
MAG_IF[2]	Address to write	Address to write
MAG_IF[3]	Data to write	Data to write

# 2.11.19 Register (0x50-0x52) INT\_EN

ADDRESS 0x50 (3 byte)

**RESET** 

[0] 0b0000-0000

[1] 0b0000-0000

[2] 0b0000-0000

MODE RW

DESCRIPTION The register controls which interrupt engines are enabled.

Register (0x50-0x52) INT_EN [0]	Acronym	Definition
7	int_flat_en	Flat interrupt
6	int_orient_en	Orientation interrupt
5	int_s_tap_en	Single tap interrupt
4	int_d_tap_en	Double tap interrupt
3		Reserved
2	int_anymo_z_en	Anymotion z
1	int_anymo_y_en	Anymotion y
0	int_anymo_x_en	Anymotion x

<sup>&</sup>quot;0" disables the interrupt, "1" enables it.

Register (0x50-0x52) INT_EN [1]	Acronym	Definition
7		Reserved
6	int_fwm_en	FIFO watermark
5	int_ffull_en	FIFO full
4	int_drdy_en	Data ready
3	int_low_en	Low g
2	int_highz_en	High g z
1	int_highy_en	High g y
0	int_highx_en	High g x

<sup>&</sup>quot;0" disables the interrupt, "1" enables the interrupt.

Register (0x50-0x52) INT_EN [2]	Acronym	Definition
7		Reserved
6		Reserved
5		Reserved
4		Reserved
3	int_step_det_en	Step detector
2	int_nomoz_en	No/slow motion z



Page 71

1	int_nomoy_en	No/slow motion y
0	int nomox en	No/slow motion x

<sup>&</sup>quot;0" disables the interrupt, "1" enables the interrupt.

*Note:* Step\_cnt\_en and step\_cnt\_clr enable and clear the step counter (which is not related to interrupts).

# 2.11.20 Register (0x53) INT\_OUT\_CTRL

ADDRESS 0x53 RESET 0b0000-0000 MODE RW

DESCRIPTION The register contains the behavioral configuration (electrical definition of the interrupt pins.

Register (0x53) INT_OUT_CTRL	Acronym	Definition
7	int2_output_en	Output enable for INT2 pin, select "0"→output disabled, or "1" →output enabled
6	int2_od	Select "0"→push-pull, or "1" →open drain behavior for INT2 pin. Only valid if int2_output_en= 1.
5	int2_lvl	"0"→active low, or "1"→active high level for INT2 pin. If int2_output_en= 1 this applies for interrupt outputs, if int2_output_en= 0 this applies to trigger PMU configured in Register (0x6C) PMU_TRIGGER. For tagging a frame in FIFO through fifo_tag_int2_en in Register (0x46-0x47) FIFO_CONFIG the setting of int2_lvl is not relevant.
4	int2_edge_crtl	"1" ("0") is edge (level) triggered for INT2 pin. This configuration is only meaningful when the pin is enabled as input.
3	int1_output_en	Output enable for INT1 pin, select "0"→output disabled, or "1" →output enabled
2	int1_od	Select "0"→push-pull, or "1" →open drain behavior for INT1 pin. Only valid if int1_output_en=1
1	int1_lvl	Select "0"→active low, or "1"→active high level for INT1 pin. If int1_output_en= 1 this applies for interrupt outputs, if int1_output_en= 0 this applies to trigger PMU configured in Register (0x6C) PMU_TRIGGER. For tagging in FIFO through fifo_tag_int2_en in Register (0x46-0x47) FIFO_CONFIG the setting of int2_lvl is not relevant. For tagging a frame in FIFO through fifo_tag_int1_en in Register (0x46-0x47) FIFO_CONFIG the setting of int1_lvl is not relevant.
0	int1_edge_crtl	"1" ("0") is edge (level) triggered for INT1 pin. This configuration is only meaningful when the pin is enabled as input.



Page 72

# 2.11.21 Register (0x54) INT\_LATCH

ADDRESS 0x54 RESET 0b0000-0000 MODE RW

DESCRIPTION The register contains the interrupt reset bit and the interrupt mode selection. DEFINITION

Not applied to new data, orientation, and flat interrupt.

Register (0x54) INT_LATCH	MODE	Definition
<7:6>	n/a	Reserved
5	RW	Input enable for INT2 pin, select "0"→input disabled, or "1" →input enabled
4	RW	Input enable for INT1 pin, select "0"→input disabled, or "1" →input enabled
<3:0>	RW	Latched/non-latched/temporary interrupt modes

<3:0>	Interrupt mode
0b0000	non-latched
0b0001	temporary, 312.5 µs
0b0010	temporary, 625 µs
0b0011	temporary, 1.25 ms
0b0100	temporary, 2.5 ms
0b0101	temporary, 5 ms
0b0110	temporary, 10 ms
0b0111	temporary 20 ms
0b1000	temporary, 40 ms
0b1001	temporary, 80 ms
0b1010	temporary, 160 ms
0b1011	temporary, 320 ms
0b1100	temporary, 640 ms
0b1101	temporary, 1.28 s
0b1110	temporary, 2.56 s
0b1111	latched

The times for the temporary modes have been selected to be 50% of the pre-filtered data rate and then power of two increments.

# 2.11.22 Register (0x55-0x57) INT\_MAP

ADDRESS 0x55 (3 bytes)

**RESET** 

[0] 0b0000-0000

[1] 0b0000-0000

[2] 0b0000-0000



Page 73

#### MODE RW

DESCRIPTION The register controls which interrupt signals are mapped to the INT1 and INT2 pin.

#### **DEFINITION**

The tables show bit number of a register and meaning of the interrupt pin.

The times for the temporary modes have been selected to be 50% of the pre-filtered data rate and then power of two increments.

Register (0x55-0x57) INT_MAP [0]	Interrupt mapped to pin INT1
7	Flat
6	Orientation
5	Single tap
4	Double tap
3	No motion
2	Anymotion / Significant motion
1	High-g
0	Low-g / Step detection

Register (0x55-0x57) INT_MAP [1]<7:4>	Interrupt mapped to pin INT1
7	Data ready
6	FIFO watermark
5	FIFO full
4	PMU trigger

Register (0x55-0x57) INT_MAP [1]<3:0>	Interrupt mapped to pin INT2
3	Data ready
2	FIFO watermark
1	FIFO full
0	PMU trigger

	Register (0x55-0x57) INT_MAP [2]	Interrupt mapped to pin INT2
7		Flat
6		Orientation
5		Single tap
4		Double tap
3		No motion
2		Anymotion / Significant motion
1		High-g
0		Low-g / Step detection

<sup>&</sup>quot;1" means mapping is active, "0" means mapping is inactive.

When the external interrupt is mapped to an interrupt pin, all other interrupt mappings are disabled for this interrupt. When an external interrupt is mapped to an interrupt pin, no other interrupts may be enabled.

Application Note: There are two interrupt types defined in BMX160: Data driven interrupts (fifo\_watermark, fifo\_full, data ready) and physical interrupts (all others). If edge triggered



Page 74

interrupts are used and the user relies on a new edge if after servicing the interrupt the interrupt condition still holds, only one type of interrupt should be mapped to an interrupt pin, if edge triggered interrupts are needed.

#### 2.11.23 Register (0x58-0x59) INT DATA

ADDRESS 0x58 (2 byte)

RESET

[0] 0b0000-0000

[1] 0b0000-0000

MODE RW

DESCRIPTION The register contains the data source definition for the two interrupt groups.

**DEFINITION** 

Name		Register (0x58-0x59) INT_DATA [0]					
Bit	7	6	5	4			
Read/Write	R/W	R/W	R/W	R/W			
Reset Value	0	0	0	0			
Content	int_lowhigh_src	Reserved					
Bit	3	2	1	0			
Read/Write	R/W	R/W	R/W	R/W			
Reset Value	0	0	0	0			
Content	int tap src	Reserved					

Name		Register (0x58-0x59) INT_DATA [1]					
Bit	7	6	5	4			
Read/Write	R/W	R/W	R/W	R/W			
Reset Value	0	0	0	0			
Content	int_motion_src	Reserved					
Bit	3	2	1	0			
Read/Write	R/W	R/W	R/W	R/W			
Reset Value	0	0	0	0			
Content	Reserved						

int\_lowhighg\_src: "0" ("1") selects filtered (pre-filtered) data for the interrupt engine for the low

and high g interrupts. Pre-filtered data are not supported in low-power

mode.

int\_tap\_src: "0" ("1") selects filtered (pre-filtered) data for the interrupt engine for the

single and double tap interrupts. Pre-filtered data are not supported in low-

power mode.

int\_motion\_src: "0" ("1") selects filtered (pre-filtered) data for the interrupt engine for the

nomotion and anymotion interrupts. Pre-filtered data are not supported in

low-power mode.



Page 75

#### 2.11.24 Register (0x5A-0x5E) INT\_LOWHIGH

ADDRESS 0x5A (5 bytes)

**RESET** see definition

MODE see definition

DESCRIPTION The register contains the configuration for the low g interrupt.

DEFINITION

Register (0x5A-0x5E) INT\_LOWHIGH[0] contains the delay time definition for the low-g interrupt.

Name		Register (0x5A-0x5E) INT_LOWHIGH [0]					
Bit	7	6	5	4			
Read/Write	W	R/W	R/W	R/W			
Reset Value	0	0	0	0			
Content	int low dur<7:4>						

Bit	3	2	1	0
Read/Write	R/W	R/W	R/W	R/W
Reset Value	0	1	1	1
Content	int_low_dur<3:0>			

int\_low\_dur<7:0>: low-g interrupt trigger delay according to [int\_low\_dur<7:0> + 1] • 2.5 ms in a range from 2.5 ms to 640 ms; the default corresponds to a delay of 20 ms. If Register (0x58-0x59) INT\_DATA configures that this interrupt uses pre-filtered data, the sensor must not be in low power mode.

Register (0x5A-0x5E) INT\_LOWHIGH[1] contains the threshold definition for the low-g interrupt.

Name	Register (0x5A-0x5E) INT_LOWHIGH [1]					
Bit	7		6	5	4	
Read/Write	W	R/W		R/W	R/W	
Reset Value	0	0		1	1	
Content	int_low_th<7:4>					
Bit	3		2	1	0	
Read/Write	R/W	R/W		R/W	R/W	
Reset Value	0	0		0	0	
Content	int_low_th<3:0>					

int\_low\_th<7:0>: low-g interrupt trigger threshold according to  $Val(int_low_th<7:0>)$  • 7.81 mg for  $Val(int_low_th<7:0>)$  > 0 and 3.91 mg for  $Val(int_low_th<7:0>)$  = 0. The range of the threshold is from 3.91 mg to 2.000 g; the default value corresponds to an acceleration of 375 mg

Register (0x5A-0x5E) INT\_LOWHIGH[2] contains the low-g interrupt mode selection, the low-g interrupt hysteresis setting, and the high-g interrupt hysteresis setting.



Page 76

Name		Register (0x5A-0x5E) INT_LOWHIGH [2]					
Bit	7	6	5	4			
Read/Write	R/W	R/W	R/W	R/W			
Reset Value	1	0	0	0			
Content	int_high_hy<1:0>		Reserved				
Bit	3	2	1	0			
Read/Write	R/W	R/W	R/W	R/W			
Reset Value	0	0	0	1			
Content	reserved	int_low_mode	int_low_hy<1:0>				

int\_high\_hy<1:0>: hysteresis of high-g interrupt according to Val(int\_high\_hy<1:0>) · 125 mg (2-g range), Val(int high hy<1:0>) · 250 mg (4-g range), Val(int high hy<1:0>)

 $\cdot$  500 mg (8-g range), or Val(int\_high\_hy<1:0>)  $\cdot$  1000 mg (16-g range)

int\_low\_mode: select low-g interrupt "0" single-axis mode, or "1" axis-summing mode

int\_low\_hy<1:0>: hysteresis of low-g interrupt according to  $int_low_hy<1:0> \cdot 125 \, \text{mg}$ 

independent of the selected accelerometer g-range

Register (0x5A-0x5E) INT LOWHIGH[3] contains the delay time definition for the high-g interrupt.

Name		Register (0x5A-0x5E) INT_LOWHIGH [3]					
Bit	7		6	5	i		4
Read/Write	R/W	R/W		R/W		R/W	
Reset Value	0	0		0		0	
Content	int_high_dur<7:4>						
Bit	3		2	1			0
Read/Write	R/W	R/W		R/W		R/W	
Reset Value	1	0		1		1	
Content	int_high_dur<3:0>						

int\_high\_dur<7:0>:high-g interrupt trigger delay according to [int\_high\_dur<7:0> + 1] • 2.5 ms in a range from 2.5 ms to 640 ms; the default corresponds to a delay of 30 ms. If Register (0x58-0x59) INT\_DATA configures that this interrupt uses prefiltered data, the sensor is not entering low-power mode.

Register (0x5A-0x5E) INT\_LOWHIGH[4] contains the threshold definition for the high-g interrupt.

Name		Register (0x5A-0x5E) INT_LOWHIGH[4]				
Bit	7	6	5	4		
Read/Write	R/W	R/W	R/W	R/W		
Reset Value	1	1	0	0		
Content	high_th<7:4>					



Page 77

Bit	3	2	1	0
Read/Write	R/W	R/W	R/W	R/W
Reset Value	0	0	0	0
Content	high_th<3:0>			

int\_high\_th<7:0>: threshold of high-g interrupt according to Val( $int_high_th$ <7:0>) · 7.81 mg (2g range), Val( $int_high_th$ <7:0>) · 15.63 mg (4g range), Val( $int_high_th$ <7:0>) · 31.25 mg (8g range), or Val( $int_high_th$ <7:0>) · 62.5 mg (16g range).

For  $Val(int\_high\_th<7:0>)=0$ , the thresholds are defined by 3.91 mg (2 g range), 7.81 mg (4 g range), 15.63 mg (8 g range), 31.25 mg (16 g range)

#### 2.11.25 Register (0x5F-0x62) INT MOTION

ADDRESS 0x5F (4 byte)

RESET

[0] 0000-0000

[1] 0001-0100

[2] 0001-0100

[3] 0001-0100

MODE see definition

DESCRIPTION The register contains the configuration for the anymotion and nomotion interrupts. DEFINITION

Register (0x5F-0x62) INT\_MOTION[0] contains the definition of the number of samples to be evaluated for the anymotion interrupt and the slow/no-motion interrupt trigger delay.

Name		Register (0x5F-0x62) INT_MOTION [0]			
Bit	7	6	5	4	
Read/Write	R/W	R/W	R/W	R/W	
Reset Value	0	0	0	0	
Content	int_slo_no_mot_du	r<5:2>			
Bit	3	2	1	0	
Read/Write	R/W	R/W	R/W	R/W	
Reset Value	0	0	0	0	
Content	int_slo_no_mot_du	r<1:0>	int_anym_dur<1:0>		

int\_slo\_no\_mot\_dur<5:0>: Function depends on whether the slow-motion or no-motion interrupt function has been selected. If the slow-motion interrupt function has been enabled (int\_no\_mot\_sel= "0") then [int\_slo\_no\_mot\_dur<1:0>+1] consecutive slope data points must be above the slow/no-motion threshold (int\_slo\_no\_mot\_th) for the slow-/no-motion interrupt to trigger. If the no-motion interrupt function has been enabled (int\_no\_mot\_sel= "1") then int\_slo\_no\_motion\_dur<5:0> defines the time for which no slope data points must exceed the slow/no-motion threshold (int\_slo\_no\_mot\_th) for the slow/no-motion interrupt to trigger. The delay time in seconds may be calculated according with the following equation:



Page 78

 $\begin{array}{l} \text{int\_slo\_no\_mot\_dur} < 5:4 > = \text{``b00"} \rightarrow \text{[int\_slo\_no\_mot\_dur} < 3:0 > + 1] \cdot 1.28 \text{ s } -> \text{[}1.28 - 20.48\text{] s } \\ \text{int\_slo\_no\_mot\_dur} < 5:4 > = \text{``b01"} \rightarrow \text{[int\_slo\_no\_mot\_dur} < 3:0 > + 5\text{]} 5.12 \text{ s} -> \text{[}25.6 - 102.4\text{] s } \\ \text{int\_slo\_no\_mot\_dur} < 5:4 > = \text{``1"} \rightarrow \text{[int\_slo\_no\_mot\_dur} < 4:0 > + 11\text{]} \cdot 10.24 \text{ s} -> \text{[}112.64 - 430.08\text{]} \text{ s} \\ \end{array}$ 

int\_anym\_dur<1:0>: slope interrupt triggers if [int\_anym\_dur<1:0>+1] consecutive slope data points are above the slope interrupt threshold int\_anym\_th<7:0>

Register (0x5F-0x62) INT\_MOTION[1] contains the threshold definition for the any-motion interrupt.

Name	Register (0x5F-0x62) INT_MOTION [1]			
Bit	7	6	5	4
Read/Write	R/W	R/W	R/W	R/W
Reset Value	0	0	0	1
Content	int_anym_th<7:4>			
Bit	3	2	1	0
Read/Write	R/W	R/W	R/W	R/W
Reset Value	0	1	0	0
Content	int_anym_th<3:0>			

Int anymo th<7:0>: Threshold of the any-motion interrupt. It is range-dependent and defined as sample-to-sample difference according to int\_anym\_th<7:0> 3.91 mg (2-g range) / 7.81 mg int anym th<7:0> / (4-g range) (8-g int\_anym\_th<7:0> 15.63 mg range) int anym th  $< 7:0 > \cdot 31.25 \text{ mg}$  (16-g range)

For int\_anym\_th<7:0>= 0x00 the threshold is 1.95 mg (2 g range) / 3.91 mg (4 g range) / 7.81 mg (8 g range) / 15.63 mg (16 g range)

Register (0x5F-0x62) INT\_MOTION[2] contains the threshold definition for the slow/no-motion interrupt.

Name		Register (0x5F-0x62) INT_MOTION [2]			
Bit	7	6	5	4	
Read/Write	R/W	R/W	R/W	R/W	
Reset Value	0	0	0	1	
Content	int_slo_no_mot_th<	<7:4>			
Bit	3	2	1	0	
Read/Write	R/W	R/W	R/W	R/W	
Reset Value	0	1	0	0	
Content	int_slo_no_mot_th<3:0>				

BST-BMX160-DS000-12 | Revision 1.2 | January 2019

Bosch Sensortec



Page 79

int\_slo\_no\_mot\_th<7:0>: Threshold of slow/no-motion interrupt. It is range-dependent and defined as sample-to-sample difference according int slo no mot th<7:0> 3.91 mg range), int\_slo\_no\_mot\_th<7:0> 7.81 mg (4-g range), int slo no mot th<7:0> 15.63 mg (8-g range), int\_slo\_no\_mot\_th<7:0> · 31.25 mg (16-g range)

For int\_slo\_no\_mot\_th<7:0>= 0x00 the threshold is 1.95 mg (2 g range) / 3.91 mg (4 g range) / 7.81 mg (8 g range) / 15.63 mg (16 g range)

Register (0x5F-0x62) INT\_MOTION[3] contains slow / no motion configuration

Name	Register (0x5F-0x62) INT_MOTION [3]			
Bit	7	6	5	4
Read/Write	R/W	R/W	R/W	R/W
Reset Value	0	0	0	1
Content	reserved		int_sig_mot_proof<	1:0>
Bit	3	2	1	0
Read/Write	R/W	R/W	R/W	R/W
Reset Value	0	1	0	0
Content	int_sig_mot_skip <	1:0>	int_sig_mot_sel	int_no_mot_sel

int\_no\_mot\_sel: "1" ("0") selects no-motion (slow-motion) interrupt function int sig mot sel: "1" ("0") selects significant (anymotion) interrupt function

int\_sig\_mot\_skip: set the skip time of the significant motion interrupt: 0 = 1.5 s, 1 = 3 s, 2 = 6 s, 3 = 12 s

int\_sig\_mot\_proof: set the proof time of the significant motion interrupt: 0 = 0.25 s, 1 = 0.5 s, 2 = 1 s, 3 = 2 s

#### 2.11.26 Register (0x63-0x64) INT\_TAP

ADDRESS 0x63 (2 byte)

**RESET** see definition

MODE see definition

DESCRIPTION The register contains the configuration for the tap interrupts.

**DEFINITION** 

Register (0x63-0x64) INT\_TAP[0] contains the timing definitions for the single tap and double tap interrupts.

Name		Register (0x63-0x64) INT_TAP [0]		
Bit	7	6	5	4
Read/Write	R/W	R/W	R/W	R/W
Reset Value	0	0	0	0
Content	int_tap_quiet	int_tap_shock	reserved	reserved
Bit	3	2	1	0
Read/Write	R/W	R/W	R/W	R/W
Reset Value	0	1	0	0
Content	reserved	int_tap_dur<2:0>		

int\_tap\_quiet: selects a tap quiet duration of "0"  $\rightarrow$  30 ms, "1"  $\rightarrow$  20 ms



Page 80

int tap shock: selects a tap shock duration of "0"  $\rightarrow$  50 ms, "1"  $\rightarrow$  75 ms

reserved: write "0"

int\_tap\_dur<2:0>: selects the length of the time window for the second shock event for double

tap detection according to "0b000"  $\rightarrow$  50 ms, "0b001"  $\rightarrow$  100 ms, "0b010"  $\rightarrow$  150 ms, "0b011"  $\rightarrow$  200 ms, "0b100"  $\rightarrow$  250 ms, "0b101"  $\rightarrow$  375 ms, "0b110"

 $\rightarrow$  500 ms, "0b111"  $\rightarrow$  700 ms.

If Register (0x58-0x59) INT\_DATA configures that this interrupt uses pre-filtered data, the sensor is not entering low-power mode.

Register (0x63-0x64) INT\_TAP[1] defines the threshold definition for the single and double tap interrupts.

Name	Register (0x63-0x64) INT_TAP [1]			
Bit	7	6	5	4
Read/Write	R/W	R/W	R/W	R/W
Reset Value	0	0	0	0
Content	reserved			int_tap_th<4>
Bit	3	2	1	0
Read/Write	R/W	R/W	R/W	R/W
Reset Value	1	0	1	0
Content	int_tap_th<3:0>			

reserved: write "0"

int\_tap\_th<3:0>: threshold of the single/double-tap interrupt corresponding to an acceleration

difference of val(int\_tap\_th<3:0>)  $\cdot$  62.5 mg (2 g-range), val(int\_tap\_th<3:0>)  $\cdot$  125 mg (4 g-range), val(int\_tap\_th<3:0>)  $\cdot$  250 mg (8 g-range), and val(int\_tap\_th<3:0>)  $\cdot$  500 mg (16 g-range). Int\_tap\_th<3:0>=0b0000, val(int\_tap\_th<3:0>)=0.5 is used in the above formulas, e.g. int\_tap\_th<3:0>=0b0000 means 31.25 mg in 2 g-range.

int\_tap\_th<3:0>=0b0000 means 31.25 mg in 2 g-range.

#### 2.11.27 Register (0x65-0x66) INT\_ORIENT

ADDRESS 0x65 (2 byte)

RESET see definition

MODE see definition

DESCRIPTION The register contains the configuration for the orientation interrupt.

DEFINITION

Register (0x65-0x66) INT\_ORIENT[0] contains the definition of hysteresis, blocking, and mode for the orientation interrupt

Name		Register (0x65-0x66) INT_ORIENT [0]		
Bit	7	6	5	4
Read/Write	R/W	R/W	R/W	R/W
Reset Value	0	0	0	1
Content	int_orient_hyst<3:0>			



Page 81

Bit	3	2	1	0
Read/Write	R/W	R/W	R/W	R/W
Reset Value	1	0	0	0
Content	int_orient_blocking	<1:0>	int_orient_mode<1:	:0>

reserved: write "0"

int orient hyst<3:0>: sets the hysteresis of the orientation interrupt; 1 LSB corresponds to

62.5 mg irrespective of the selected g-range

int\_orient\_blocking<1:0>: selects the blocking mode that is used for the generation of the

orientation interrupt. The following blocking modes are available:

"0b00" → no blocking

"0b01" → theta blocking or acceleration in any axis > 1.5 g

"0b10" → theta blocking or acceleration slope in any axis > 0.2 g or

acceleration in any axis > 1.5 g

"0b11" → theta blocking or acceleration slope in any axis > 0.4 g or acceleration in any axis > 1.5g and value of orient is not stable for at

least 100ms

int\_orient\_mode<1:0>: sets the thresholds for switching between the different orientations.

The settings: " $0b00" \rightarrow \text{symmetrical}$ , " $0b01" \rightarrow \text{high-asymmetrical}$ ,

"0b10" → low-asymmetrical, "0b11" → symmetrical

Register (0x65-0x66) INT\_ORIENT[1] contains the definition of the axis orientation, up/down masking, and the theta blocking angle for the orientation interrupt.

Name		Register (0x65-0x66) INT_ORIENT [1]			
Bit	7	6	5	4	
Read/Write	R/W	R/W	R/W	R/W	
Reset Value	n/a	1	0	0	
Content	int_axes_ex	int_orient_ud_en	int_orient_theta<5:4	4>	
Bit	3	2	1	0	
Read/Write	R/W	R/W	R/W	R/W	
Reset Value	1	0	0	0	
Content	int_orient_theta<3:0>				

int\_axes\_ex: axes remapping of x-, y- and z-axis

value= 0: x<sub>reg</sub>=x<sub>sensor</sub>, y<sub>reg</sub>=y<sub>sensor</sub>, z<sub>reg</sub>=z<sub>sensor</sub> value= 1: x<sub>reg</sub>←y<sub>sensor</sub>, y<sub>reg</sub>←z<sub>sensor</sub>, z<sub>reg</sub>←x<sub>sensor</sub>

int orient ud en: change of up/down-bit '1'  $\rightarrow$  generates an orientation interrupt, '0'  $\rightarrow$  is

ignored and will not generate an orientation interrupt

int\_orient\_theta<5:0>:defines a blocking angle between 0° and 44.8°

#### 2.11.28 Register (0x67-0x68) INT\_FLAT

ADDRESS 0x67 (2 byte) RESET see definition MODE see definition

DESCRIPTION The register contains the configuration for the flat interrupt.

DEFINITION



Page 82

Register (0x67-0x68) INT\_FLAT[0] contains the definition of the flat threshold angle for the flat interrupt.

Name		Register (0x67-0x68) INT_FLAT[0]		
Bit	7	6	5	4
Read/Write	R/W	R/W	R/W	R/W
Reset Value	n/a	n/a	0	0
Content	reserved		int_flat_theta<5:4>	
Bit	3	2	1	0
Read/Write	R/W	R/W	R/W	R/W
Reset Value	1	0	0	0
Content	int flat theta<3:0>			

reserved: write "0"

int\_flat\_theta<5:0>: defines threshold for detection of flat position in range from 0° to 44.8°.

Register (0x67-0x68) INT\_FLAT[1] contains the definition of the flat interrupt hold time and flat interrupt hysteresis.

Name		Register (0x67-0x68) INT_FLAT [1]		
Bit	7	6	5	4
Read/Write	R/W	R/W	R/W	R/W
Reset Value	0	0	0	1
Content	reserved		int_flat_hold_time<	1:0>
Bit	3	2	1	0
Read/Write	R/W	R/W	R/W	R/W
Reset Value	0	0	0	1
Content	reserved	int_flat_hy<3:0>		

reserved: write "0"

int\_flat\_hold\_time<1:0>: delay time for which the flat value must remain stable for the flat

interrupt to be generated: "0b00"  $\rightarrow$  0 ms, "0b01"  $\rightarrow$  640 ms, "0b10"  $\rightarrow$ 

1280 ms, "0b11" → 2560 ms

int\_flat\_hy<2:0>: defines flat interrupt hysteresis

#### 2.11.29 Register (0x69) FOC\_CONF

ADDRESS 0x69 RESET 0b00000000 MODE RW

DESCRIPTION The register contains configuration settings for the fast offset compensation for the accelerometer and the gyroscope.



Page 83

#### **DEFINITION**

Name		Register (0x69) FOC_CONF					
Bit	7	6	5	4			
Read/Write	R/W	R/W	R/W	R/W			
Reset Value	0	0	0	0			
Content	Reserved	foc_gyr_en	foc_acc_x<1:0>				
Bit	3	2	1	0			
Read/Write	R/W	R/W	R/W	R/W			
Reset Value	0	0	0 0				
Content	foc_acc	_y<1:0>	foc_acc	_z<1:0>			

reserved: write "0"

foc\_gyr\_en: enables fast offset compensation for all three axis of the gyro.

foc\_acc\_x: offset compensation target value for x-axis is " $0b00" \rightarrow disabled$ , " $0b01" \rightarrow +1$ 

g, "0b10"  $\rightarrow$  -1 g, or "0b11"  $\rightarrow$  0 g

foc\_acc\_y: offset compensation target value for y-axis is " $0b00" \rightarrow disabled$ , " $0b01" \rightarrow +1$ 

g, "0b10"  $\rightarrow$  -1 g, or "0b11"  $\rightarrow$  0 g

foc\_acc\_z: offset compensation target value for z-axis is " $0b00" \rightarrow disabled$ , " $0b01" \rightarrow +1$ 

g, "0b10"  $\rightarrow$  -1 g, or "0b11"  $\rightarrow$  0 g

# 2.11.30 Register (0x6A) CONF

ADDRESS 0x6A
RESET 0b00000000
MODE RW
DESCRIPTION Configuration of the sensor.
DEFINITION

Register (0x6A) CONF Bit	Acronym	Definition
7	reserved	
6	reserved	
5	reserved	
4	reserved	
3	reserved	
2	reserved	
1	nvm_prog_en	Enable NVM programming
0	reserved	

nvm\_prog\_en: "1" ("0") enables (disables) that the NVM may be programmed

#### 2.11.31 Register (0x6B) IF\_CONF

ADDRESS 0x6B RESET see definition MODE RW

DESCRIPTION The register contains settings for the digital interface.



Page 84

#### **DEFINITION**

Name		Register (0x6B) IF_CONF				
Bit	7	6	5	4		
Read/Write	R/W	R/W	R/W	R/W		
Reset Value	0	0	0	0		
Content	reserved					
Bit	3	2	1	0		
Read/Write	R/W	R/W	R/W	R/W		
Reset Value	0	0	0	0		
Content	reserved			spi3		

reserved: write "0"

spi3: select "0"  $\rightarrow$  4-wire SPI, or "1"  $\rightarrow$  3-wire SPI mode

#### 2.11.32 Register (0x6C) PMU\_TRIGGER

ADDRESS 0x6C

RESET 0b0000-0000

MODE RW

DESCRIPTION The register is used to set the trigger conditions to change the gyro power modes. DEFINITION

The pmu\_gyr\_mode in Register (0x03) PMU\_STATUS is updated with each transition triggered.

Name		Register (0x6C) PMU_TRIGGER				
Bit	7	6 5		4		
Read/Write	RW	RW	RW	RW		
Reset Value	0	0	0	0		
Content	Reserved	wakeup_int	gyr_sleep_state	gyr_wakeup_ trigger<1>		
Bit	3	2	1	0		
Read/Write	RW	RW	RW	RW		
Reset Value	0	0		0 0		0
Content	gyr_wakeup_ trigger<0>	gyr_sleep_trigger <	2:0>			

gyr\_wakeup\_trigger: when both trigger conditions are enabled, both conditions must be active to trigger the transition.

gyr_wakeup_trigger	anymotion	INT1 pin
0b00	no	no
0b01	no	yes
0b10	yes	no
0b11	yes	yes



Page 85

gyr\_sleep\_trigger: when more than one trigger condition is enabled, one is sufficient to trigger the transition.

gyr_sleep_trigger	nomotion	Not INT1 pin	INT2 pin
0b000	no	no	no
0b001	no	no	yes
0b010	no	yes	no
0b011	no	Yes	yes
0b100	yes	no	no
0b101	yes	no	yes
0b110	yes	yes	no
0b111	Yes	yes	yes

If gyr\_sleep\_trigger and gyr\_wakeup\_trigger are active at the same time, the gyr\_wakeup\_trigger wins.

The INTx pin takes into account the edge/level triggered setting in the Register (0x53) INT\_OUT\_CTRL.

gyr\_sleep\_state: "1" ("0") transitions to suspend (fast start-up) state

wakeup\_int: "1" ("0") triggers an interrupt, when a gyro wakeup is triggered

#### 2.11.33 Register (0x6D) SELF\_TEST

ADDRESS 0x6D RESET 0b0000-0000 MODE RW

DESCRIPTION The register contains the settings for the sensor self-test configuration and trigger. DEFINITION

Name		Register (0x6D) SELF_TEST				
Bit	7	6	5	4		
Read/Write	R/W	R/W	R/W	R/W		
Reset Value	0	0	0	0		
Content	reserved			gyr_self_test_ enable		
Bit	3	2	1	0		
Read/Write	R/W	R/W	R/W	R/W		
Reset Value	0	0	0	0		
Content	acc_self_test_amp	acc_self_test_sign	acc_self_test-en	able<1:0>		

reserved: write "0"

gyr self test enable: starts self-test of the gyroscope. The result can be obtained from

Register (0x1B) STATUS

acc\_self\_test\_amp: select amplitude of the selftest deflection "1" → high, default value is low

("0")



Page 86

acc\_self\_test\_sign: select sign of self-test excitation as "1"  $\rightarrow$  positive, or "0"  $\rightarrow$  negative acc\_self\_test\_enable: starts self-test of the accel: "0b00"  $\rightarrow$  self-test disabled, "0b01"  $\rightarrow$  self-test enabled. After the self-test has been enabled a delay of a least 50 ms is necessary for the readout value to settle. The result can be obtained from Register (0x1B) STATUS

In addition, for the accel self-test the Register (0x40) ACC\_CONF has to be set to value 0x2C (acc\_odr= 1600 Hz; acc\_bwp= 2; acc\_us= 0), otherwise the accelerometer self-test will not function correctly. It is enabled for all 3 axis at the same time.

#### 2.11.34 Register (0x70) NV\_CONF

ADDRESS 0x70 RESET see definition MODE RW

DESCRIPTION The register contains settings for the digital interface.

DEFINITION

This register is backed by NVM and loaded from NVM during bootup.

Name		Register (0x70) NV_CONF				
Bit	7	6	5	4		
Read/Write	R/W	R/W	R/W	R/W		
Reset Value	0	0	0	0		
Content	reserved					
Bit	3	2	1	0		
Read/Write	R/W	R/W	R/W	R/W		
Reset Value	0	0	0	0		
Content	reserved	i2c wdt en	i2c wdt sel	spi en		

reserved: write "0"

i2c wdt en: if I2C interface mode is selected then "1" → enable, or "0" → disables the

watchdog at the SDI pin (= SDA for I2C)

i2c\_wdt\_sel: select an I2C watchdog timer period of "0"  $\rightarrow$  1 ms, or "1"  $\rightarrow$  50 ms

spi\_en: disable the I2C and only enable SPI for the primary interface, when it is in

autoconfig if mode.

#### 2.11.35 Register (0x71-0x77) OFFSET

ADDRESS 0x71 (7 byte) RESET Reads from NVM

MODE RW

DESCRIPTION The register contains the offset compensation values for accelerometer and gyroscope.

**DEFINITION** 

Offset values, which are added to the internal filtered and pre-filtered data for gyroscope and accelerometer if the function is enabled with gyr\_off\_en and acc\_off\_en in the register; the offset values are represented with two's complement notation; the content of the register may be written to the NVM; it is automatically restored from the NVM after each power-on or soft reset; offset



Page 87

values may be written directly by the user; it is generated automatically after triggering the fast offset compensation procedure.

[0]	acc_off_x<7:0>
[1]	acc_off_y<7:0>
[2]	acc_off_z<7:0>
[3]	off_gyr_x<7:0>
[4]	off_gyr_y<7:0>
[5]	off_gyr_z<7:0>

Name		Register (0x71-0x77) OFFSET [6]				
Bit	7	6	5	4		
Read/Write	R/W	R/W	R/W	R/W		
Reset Value	0	0	0	0		
Content	gyr_off_en	acc_off_en off_gyr_z<9:8>				
Bit	3	2	1	0		
Read/Write	R/W	R/W	R/W	R/W		
Reset Value	0	0	0	0		
Content	off_gyr_y<9:8>		off_gyr_x<9:8>			

The offset of the accelerometer off\_acc\_[xyz] is a 8 bit two-complement number in units of 3.9 mg independent of the range selected for the accelerometer.

The offset of the gyroscope off\_gyr\_[xyz] is a 10 bit two-complement number in units of 0.061 °/s. Therefore a maximum range that can be compensated is -31.25 °/s to +31.25 °/s. The configuration is done in the Register (0x70) NV\_CONF.

The MSBs for the gyro offset setting are also contained in OFFSET[6]. Aside from this, the register also contains the two bits gyr\_off\_en and acc\_off\_en, which can be set to 1 in order to enable gyro and accel offset compensation, respectively.

## 2.11.36 Register (0x78-0x79) STEP\_CNT

ADDRESS 0x78 (2 byte)

**RESET** 

[0] 0b0000-0000


[1] 0b0000-0000

MODE R

DESCRIPTION The register contains the number of steps.

**DEFINITION** 

Name		Register (0x78-0x79) STEP_CNT [1]				
Bit	7	6	5	4		
Read/Write	R	R	R	R		
Reset Value	0	0	0	0		
Content	step_cnt<15:12>					



Bit	3	2		1		0	
Read/Write	R	R		R		R	
Reset Value	0	0		0		0	
Content	step_cnt<11:8>						
Name			Register	(0x78-0x	79) STEP_	CNT [0]	
Bit	7		6	ļ.	5		4
Read/Write	R	R		R		R	
Reset Value	0	0		0		0	
Content	step_cnt<7:4>						
Bit	3		2		1		0
Read/Write	R	R		R		R	
Reset Value	0	0		0		0	
Content	step_cnt<3:0>						

step\_cnt: number of steps counted since last POR or step counter reset

# 2.11.37 Register (0x7A-0x7B) STEP\_CONF

ADDRESS 0x7A (2 byte)

RESET na

MODE R

DESCRIPTION The register contains configuration of the step detector.

**DEFINITION** 

Name		Register (0x7A-0x7B) STEP_CONF [0]			
Bit	7	6	5	4	
Read/Write	W	R/W	R/W	R/W	
Reset Value	0	0	0	0	
Content	step_conf<7:4>				
Bit	3	2	1	0	
Read/Write	R/W	R/W	R/W	R/W	
Reset Value	0	0	0	0	
Content	step_conf<3:0>				

Name		Register	r (0x7A-0x7B) STE	P_CONF [1]	
Bit	7	6	5	4	
Read/Write	W	R/W	R/W	R/W	
Reset Value	0	0	0	0	
Content		rese	erved		
Bit	3	2	1	0	
Read/Write	R/W	R/W	R/W	R/W	
Reset Value	0	0	0	0	
Content	step_cnt_en	_cnt_en step_conf<10:8>			



Page 89

There are three settings to balance between sensitivity (false negatives) and robustness (false positives):

#### Normal mode:

Recommended for most applications. Well balanced between false positives and false negatives.

STEP CONF[0]: 0x15 (0b0001 0101)

STEP CONF[1]: 0x03 (0b0000 0011) (the step cnt en bit is set to 0)

#### Sensitive mode:

Recommended for light weighted persons. Will give few false negatives but eventually more false positives.

STEP\_CONF[0]: 0x2D (0b0010 1101)

STEP CONF[1]: 0x00 (0b0000 0000) (the step cnt en bit is set to 0)

#### Robust mode:

Will give few false positives but eventually more false negatives.

STEP CONF[0]: 0x1D (0b0001 1101)

STEP\_CONF[1]: 0x07 (0b0000 0111) (the step\_cnt\_en bit is set to 0)

The step counter register can be read out at Register (0x78-0x79) STEP\_CNT. The step counter can be reset by sending the command 0xB2 to the Register (0x7E) CMD.

#### 2.11.38 Register (0x7E) CMD

Register (0x7E) CMD ADDRESS 0x7E RESET na

MODE R

DESCRIPTION Command register triggers operations like *softreset*, NVM programming, etc. DEFINITION

Name			Register (0x7E) CMI	D
Bit	7	6	5	4
Read/Write	W	W	W	W
Reset Value	0	0	0	0
Content	cmd<7:4>			
Bit	3	2	1	0
Read/Write	W	W	W	W
Reset Value	0	0	0	0
Content	cmd<3:0>			

During the time a command is executed, it occupies the Register (0x7E) CMD. All new writes to this register are dropped during this time with the exception of the softreset command. If a write to the Register (0x7E) CMD is dropped, drop cmd err in Register (0x02) ERR REG is set.

Table 29: Typical and max. execution times for which the CMD register is occupied



Page 90

Description	Command code	Typ. time <sup>12</sup> in ms	Max. time <sup>13</sup> in ms
Set PMU mode of accelerometer to normal or low power	0x11-0x12	3.2	3.8
Set PMU mode of gyroscope to normal or fast start-up from suspend mode	0x15; 0x17	55	80
Set PMU mode of magnetometer interface to suspend, normal, or low-power	0x18-0x1B	0.35	0.5

The time it takes to perform a soft reset in conjunction with re-starting a sensor is essentially given by the corresponding PMU command execution time in Table 29 (to be more exact, a system start-up time of 300  $\mu$ s has to be added to the times given for PMU switching).

#### cmd:

start\_foc: 0x03

It starts Fast Offset Calibration for the accel and gyro as configured in Register (0x69) FOC\_CONF and stores the result into the Register (0x71-0x77) OFFSET register

acc\_set\_pmu\_mode: 0b0001 00nn

It sets the PMU mode for the accelerometer. The encoding for "nn" is identical to acc pmu status in Register (0x03) PMU STATUS

gyr set pmu mode: 0b0001 01nn

It sets the PMU mode for the gyroscope. The encoding for "nn" is identical to  $gyr_pmu_status$  in Register (0x03) PMU\_STATUS

mag\_if\_set\_pmu\_mode: 0b0001 10nn

It sets the PMU mode for the magnetometer interface. The encoding for "nn" is identical to mag\_if\_pmu\_status in Register (0x03) PMU\_STATUS

prog nvm: 0xA0

It writes the NVM backed registers into NVM

fifo\_flush: 0xB0

It clears all data in the FIFO, does not change the Register (0x46-0x47) FIFO\_CONFIG and Register (0x45) FIFO\_DOWNS registers

int reset: 0xB1

It resets the interrupt engine, the Register (0x1C-0x1F) INT\_STATUS and the interrupt pin

BST-BMX160-DS000-12 | Revision 1.2 | January 2019

Bosch Sensortec

<sup>&</sup>lt;sup>12</sup> When accelerometer, gyroscope, and magnetometer interface are all in suspend or low power mode, another 0.3 ms need to be added.

<sup>&</sup>lt;sup>13</sup> When accelerometer, gyroscope, and magnetometer interface are all in suspend or low power mode, another 0.3 ms need to be added.



Page 91

softreset: 0xB6

It triggers a reset including a reboot. Other values are ignored. Following a delay, all user configuration settings are overwritten with their default state or the setting stored in the NVM, wherever applicable. This register is functional in all operation modes

step\_cnt\_clr: 0xB2

It triggers a reset of the step counter. This register is functional in all operation modes



# 3. Digital interfaces

By default, the BMX160 operates in I2C mode. The BMX160 interface can also be configured to operate in a SPI 4-wire configuration. It can be re-configured by software to work in 3-wire mode instead of 4-wire mode.

All 3 possible digital interfaces share partly the same pins (see Chapter 4). The mapping for the interface of the BMX160 is given in the following table:

Table 30: Mapping of the interface pins

				(	Connect	to
Pin#	Name	I/O Type	Description	in SPI4W	in SPI3 W	in I2C
1	SDO	Digital I/O	Serial data output in SPI Address select in I2C mode	MISO	DNC (float)	SA0 (GND for default addr.)
4	INT1	Digital I/O	Interrupt pin 1 *)	INT1	INT1	INT1
9	INT2	Digital I/O	Interrupt pin 2 *)	INT2	INT2	INT2
12	CSB	Digital in	Chip select for SPI mode / Protocol selection pin	CSB	CSB	VDDIO
13	SCx	Digital in	SCK for SPI serial clock SCL for I <sup>2</sup> C serial clock	SCK	SCK	SCL
14	SDx	Digital I/O	SDA serial data I/O in I2C SDI serial data input in SPI 4W SDA serial data I/O in SPI 3W	MOSI	SISO	SDA

The following table shows the electrical specifications of the interface pins:

Table 31: Electrical specification of the interface pins

Parameter	Symbol	Condition	Min	Тур	Max	Units
Pull-up Resistance, CSB pin	$R_{up}$	Internal Pull-up Resistance to VDDIO	75	100	150	kΩ
Input Capacitance	Cin				5	pF
I <sup>2</sup> C Bus Load Capacitance (max. drive capability)	C <sub>12C_Load</sub>				400	pF



Page 93

#### 3.1 Protocol Selection

The protocol is automatically selected based on the chip select CSB pin behavior after power-up.

At reset / power-up, BMX160 is in I2C mode. If CSB is connected to  $V_{DDIO}$  during power-up and not changed the sensor interface works in I2C mode. For using I<sup>2</sup>C, it is recommended to hardwire the CSB line to  $V_{DDIO}$ . Since power-on-reset is only executed when, both  $V_{DD}$  and  $V_{DDIO}$  are established, there is no risk of incorrect protocol detection due to power-up sequence.

If CSB sees a rising edge after power-up, the BMX160 interface switches to SPI until a reset or the next power-up occurs. Therefore, a CSB rising edge is needed before starting the SPI communication. Hence, it is recommended to perform a SPI single read access to the ADDRESS 0x7F before the actual communication in order to use the SPI interface.

If toggling of the CSB bit is not possible without data communication, there is in addition the *spi\_en* bit in Register (0x70) NV\_CONF, which can be used to permanently set the interface to SPI without the need to toggle the CSB pin at every power-up or reset.

#### 3.2 SPI Interface

The timing specification for SPI of the BMX160 is given in the following table:

Table 32: SPI timing, valid at  $V_{DDIO} \ge 1.71V$ 

Parameter	Symbol	Condition	Min	Max	Units
Clock Frequency	f <sub>SPI</sub>	Max. Load on SDI or SDO = $25pF$ , $V_{DDIO} \ge 1.71 \text{ V}$		10	MHz
		$V_{DDIO} < 1.71V$		7.5	MHz
SCK Low Pulse	t <sub>SCKL</sub>		48		ns
SCK High Pulse	t <sub>sckh</sub>		48		ns
SDI Setup Time	t <sub>SDI_setup</sub>		20		ns
SDI Hold Time	t <sub>SDI_hold</sub>		20		ns
SDO Output Delay	t <sub>SDO_OD</sub>	Load = $30pF$ , $V_{DDIO} \ge 1.62V$		30	ns
CSB Setup Time	t <sub>CSB_setup</sub>		20		ns
CSB Hold Time	t <sub>CSB_hold</sub>		40		ns
Idle time between write accesses, normal mode, standby mode, low- power mode 2	t <sub>IDLE_wacc_nm</sub>		2		μs
Idle time between write accesses, suspend mode, low- power mode 1	t <sub>IDLE_wacc_sum</sub>		450		μs



Page 94

The following figure shows the definition of the SPI timings:




Figure 22: SPI timing diagram

The SPI interface of the BMX160 is compatible with two modes, "00" [CPOL= "0" and CPHA= "0"] and "11" [CPOL= "1" and CPHA= "1"]. The automatic selection between "00" and "11" is controlled based on the value of SCK after a falling edge of CSB.

Two configurations of the SPI interface are supported by the BMX160: 4-wire and 3-wire. The same protocol is used by both configurations. The device operates in 4-wire configuration by default. It can be switched to 3-wire configuration by writing "1" to Register (0x6B) IF\_CONF *spi3*. Pin SDI is used as the common data pin in 3-wire configuration.

For single byte read as well as write operations, 16-bit protocols are used. The BMX160 also supports multiple-byte read and write operations.

In SPI 4-wire configuration CSB (chip select low active), SCK (serial clock), SDI (serial data input), and SDO (serial data output) pins are used. The communication starts when the CSB is pulled low by the SPI master and stops when CSB is pulled high. SCK is also controlled by SPI master. SDI and SDO are driven at the falling edge of SCK and should be captured at the rising edge of SCK.

The basic write operation waveform for 4-wire configuration is depicted in the following figure. During the entire write cycle SDO remains in high-impedance state.




Figure 23: 4-wire basic SPI write sequence (mode "11")

The basic read operation waveform for 4-wire configuration is depicted in the figure below:




Figure 24: 4-wire basic SPI read sequence (mode "11")

The data bits are used as follows:

Bit0: Read/Write bit. When 0, the data SDI is written into the chip. When 1, the data SDO from the chip is read.

Bit1-7: Address AD(6:0).



Page 96

Bit8-15: when in write mode, these are the data SDI, which will be written into the address. When in read mode, these are the data SDO, which are read from the address.

Multiple read operations are possible by keeping CSB low and continuing the data transfer. Only the first register address has to be written. Addresses are automatically incremented after each read access as long as CSB stays active low.

The principle of multiple read is shown in figure below:

		Control byte	Data byte	Data byte	Data byte	1
Start	RW	Register adress (02h)	Data register - adress 02h	Data register - adress 03h	Data register - adress 04h	Stop
CSB = 0	1	0 0 0 0 0 1 0	x x x x x x x x x x	x x x x x x x x x		CSB = 1

Figure 25: SPI multiple read

In SPI 3-wire configuration CSB (chip select low active), SCK (serial clock), and SDI (serial data input and output) pins are used. While SCK is high, the communication starts when the CSB is pulled low by the SPI master and stops when CSB is pulled high. SCK is also controlled by SPI master. SDI is driven (when used as input of the device) at the falling edge of SCK and should be captured (when used as the output of the device) at the rising edge of SCK.

The protocol as such is the same in 3-wire configuration as it is in 4-wire configuration. The basic operation wave-form (read or write access) for 3-wire configuration is depicted in the figure below:




Figure 26: 3-wire basic SPI read or write sequence (mode "11")

#### 3.3 I2C Interface

The I<sup>2</sup>C bus uses SCL (= SCx pin, serial clock) and SDA (= SDx pin, serial data input and output) signal lines. Both lines are connected to  $V_{\rm DDIO}$  externally via pull-up resistors so that they are pulled high when the bus is free.

The I<sup>2</sup>C addresses are identical to BMG160. The default I<sup>2</sup>C address of the device is 0b1101000 (0x68). It is used if the SDO pin is pulled to 'GND'. The alternative address 0b1101001 (0x69) is selected by pulling the SDO pin to "VDDIO".



Page 97

The I²C interface of the BMX160 is compatible with the I²C Specification UM10204 Rev. 03 (19 June 2007), available at http://www.nxp.com. The BMX160 supports I²C standard mode and fast mode, only 7-bit address mode is supported. For  $V_{\text{DDIO}}$ = 1.2V to 1.62 V the guaranteed voltage output levels are slightly relaxed as described in Table 1 of the electrical specification section.

BMX160 also supports an **extended I<sup>2</sup>C mode** that allows using clock frequencies up to 1 MHz. In this mode all timings of the fast mode apply and it additionally supports clock frequencies up to 1 MHz.

The timing specification for I<sup>2</sup>C of the BMX160 is given in the following table:

Table 33: I<sup>2</sup>C timings

Parameter	Symbol	Condition	Min	Max	Units
Clock Frequency	$f_{SCL}$			1000	kHz
SCL Low Period	t <sub>LOW</sub>		1.3		μs
SCL High Period	t <sub>HIGH</sub>		0.6		
SDA Setup Time	tsudat		0.1		
SDA Hold Time	$t_{HDDAT}$		0.0		
Setup Time for a repeated Start Condition	<b>t</b> susta		0.6		
Hold Time for a Start Condition	t <sub>HDSTA</sub>		0.6		
Setup Time for a Stop Condition	t <sub>SUSTO</sub>		0.6		
Time before a new Transmission can	t <sub>BUF</sub>	low power mode	400		
start		normal mode	1.3		
Idle time between write accesses,	t <sub>IDLE_wacc_n</sub>	low power mode	400		
normal mode, standby mode, low-power mode		normal mode	1.3		
Idle time between write accesses, suspend mode, low-power mode	t <sub>IDLE_wacc_s</sub> um		400		



Page 98

The figure below shows the definition of the I<sup>2</sup>C timings given in Table 33:




Figure 27: I2C timing diagram

The I<sup>2</sup>C protocol works as follows:

**START**: Data transmission on the bus begins with a high to low transition on the SDA line while SCL is held high (start condition (S) indicated by I<sup>2</sup>C bus master). Once the START signal is transferred by the master, the bus is considered busy.

**STOP**: Each data transfer should be terminated by a Stop signal (P) generated by master. The STOP condition is a low to HIGH transition on SDA line while SCL is held high.

**ACKS**: Each byte of data transferred must be acknowledged. It is indicated by an acknowledge bit sent by the receiver. The transmitter must release the SDA line (no pull down) during the acknowledge pulse while the receiver must then pull the SDA line low so that it remains stable low during the high period of the acknowledge clock cycle.

In the following diagrams these abbreviations are used:

S Start P Stop

ACKS Acknowledge by slave
ACKM Acknowledge by master
NACKM Not acknowledge by master

RW Read / Write

A START immediately followed by a STOP (without SCL toggling from "VDDIO" to "GND") is not supported. If such a combination occurs, the STOP is not recognized by the device.



Page 99

#### I<sup>2</sup>C write access:

I<sup>2</sup>C write access can be used to write a data byte in one sequence.

The sequence begins with start condition generated by the master, followed by 7 bits slave address and a write bit (RW= 0). The slave sends an acknowledge bit (ACKS= 0) and releases the bus. Then the master sends the one byte register address. The slave again acknowledges the transmission and waits for the 8 bits of data which shall be written to the specified register address. After the slave acknowledges the data byte, the master generates a stop signal and terminates the writing protocol.

Example of an I2C write access:




Figure 28: I2C write

#### I<sup>2</sup>C read access:

I<sup>2</sup>C read access also can be used to read one or multiple data bytes in one sequence.

A read sequence consists of a one-byte I<sup>2</sup>C write phase followed by the I<sup>2</sup>C read phase. The two parts of the transmission must be separated by a repeated start condition (S). The I<sup>2</sup>C write phase addresses the slave and sends the register address to be read. After slave acknowledges the transmission, the master generates again a start condition and sends the slave address together with a read bit (RW= 1). Then the master releases the bus and waits for the data bytes to be read out from slave. After each data byte the master has to generate an acknowledge bit (ACKS= 0) to enable further data transfer. A NACKM (ACKS= 1) from the master stops the data being transferred from the slave. The slave releases the bus so that the master can generate a STOP condition and terminate the transmission.

The register address is automatically incremented and, therefore, more than one byte can be sequentially read out. Once a new data read transmission starts, the start address will be set to the register address specified since the latest I<sup>2</sup>C write command. By default the start address is set at 0x00. In this way repetitive multi-bytes reads from the same starting address are possible.

In order to prevent the I<sup>2</sup>C slave of the device to lock-up the I<sup>2</sup>C bus, a watchdog timer (WDT) is implemented. The WDT observes internal I<sup>2</sup>C signals and resets the I<sup>2</sup>C interface if the bus is locked-up by the BMX160. The activity and the timer period of the WDT can be configured through the bits *i*2c wdt en and *i*2c wdt sel at Register (0x70) NV CONF.

Writing "1" ("0") to Register (0x70) NV\_CONF *i2c\_wdt\_en* activates (de-activates) the WDT. Writing "0" ("1") to Register (0x70) NV\_CONF *i2c\_wdt\_en* selects a timer period of 1 ms (50 ms).



Page 100

Example of an I2C read access (reading gyro data):




Figure 29: I2C multiple read

#### 3.4 SPI and I<sup>2</sup>C Access Restrictions

In order to allow for the correct internal synchronization of data written to the BMX160, certain access restrictions apply for consecutive write accesses or a write/read sequence through the SPI as well as I<sup>2</sup>C interface. The required waiting period depends on whether the device is operating in normal mode or other modes.

As illustrated in the figure below, an interface idle time of at least 2  $\mu$ s is required following a write operation when the device operates in normal mode. In suspend mode an interface idle time of least 450  $\mu$ s is required <sup>14</sup>.




Figure 30: Post-write access timing constraints

<sup>&</sup>lt;sup>14</sup> The times are preliminary and need to be verified.



# 4. Pin-out and Connection Diagrams

#### 4.1 Pin-out




Figure 31: Pin-out bottom view

Table 34: BMX160 Pin-out and pin connections are described in the table below

Pin#	Name	I/O Type	Interface	Description
1	SDO	Digital I/O	Primary	Serial data output in SPI Address select in I2C mode
2	GND	Ground	-	Ground for digital & analog
3	GND	Ground	-	Ground for digital & analog
4	INT1	Digital I/O	Primary	Interrupt pin 1 *)
5	VDDIO	Supply	-	Digital I/O supply voltage (1.2 3.6V)
6	GNDIO	Ground	-	Ground for I/O
7	GND	Ground	-	Ground for digital & analog
8	VDD	Supply	-	Power supply analog & digital domain (1.71V – 3.6V)
9	INT2	Digital I/O	Primary	Interrupt pin 2 *)
10	-			Do not connect
11	-			Do not connect
12	CSB	Digital in	Primary	Chip select for SPI mode / Protocol selection pin
13	SCx	Digital in	Primary	SCK for SPI serial clock SCL for I <sup>2</sup> C serial clock
14	SDx	Digital I/O	Primary	SDA serial data I/O in I2C MOSI serial data input in SPI 4W SISO serial data I/O in SPI 3W

<sup>\*)</sup> If INT1 and/or INT2 are not used, please do not connect them (DNC)



# **4.2 Connection Diagrams**

#### 4.2.1 I<sup>2</sup>C




Figure 32: Only I2C

#### 4.2.2 SPI 3-wire




Figure 33: Only SPI 3-wire

#### 4.2.3 SPI 4-wire




Figure 34: Only SPI 4-wire



# 5. Package

#### **5.1 Outline Dimensions**

The package dimension is LGA 2.5 mm  $\times$  3.0 mm  $\times$  0.95 mm.

Unit of the following drawing is mm.

Note: Unless otherwise specified tolerance = decimal ±0.05 mm.




Figure 35: Packaging outline dimensions

Note: Pin1 marker is internally connected to Pin1. It must not be connected to a different signal than Pin1.



#### 5.2 Sensing Axes Orientation

If the sensor is accelerated and/or rotated in the indicated directions, the corresponding channels of the device will deliver a positive acceleration and/or yaw rate signal (dynamic acceleration). If the sensor is at rest without any rotation and the force of gravity is acting contrary to the indicated directions, the output of the corresponding acceleration channel will be positive and the corresponding gyroscope channel will be "zero" (static acceleration).

Example: If the sensor is at rest or at uniform motion in a gravity field according to the figure given below, the output signals are:

•  $\pm$  0 g for the X ACC channel and  $\pm$  0 °/sec for the  $\Omega_X$  GYR channel •  $\pm$  0 g for the Y ACC channel and  $\pm$  0 °/sec for the  $\Omega_Y$  GYR channel •  $\pm$  1 g for the Z ACC channel and  $\pm$  0 °/sec for the  $\Omega_Z$  GYR channel




Figure 36: Definition of sensing axes orientation

For reference the figure below shows the Android device orientation with an integrated BMX160.




Figure 37: Android axis definition with BMX160

Page 107

## **5.3 Landing Pattern Recommendation**

The following landing pad recommendation is given for maximum stability of the solder connections.




Figure 38: Landing pattern recommendation for BMX160

Note: Pin1 marker is internally connected to Pin1. It must not be connected to a different signal than Pin1.

The size of the landing pads may be further reduced in order to minimize solder-stress induced effects if sufficient control over the soldering process is given. Please contact your sales representative for further details.



# 5.4 Marking

## 5.4.1 Mass Production Marking

Table 35: Marking of mass samples

Labeling	Name	Symbol	Remark
	Counter ID	CCC	3 alphanumeric digits, variable to generate trace-code
CCC	First letter of second row	F	Product identifier "F" denoting BMX160
FP	Second letter of second row	Р	Internal use (e.g. P = Y to denote sub-con)
	Pin 1 identifier	•	

## 5.4.2 Engineering Samples

Table 36: Marking of engineering samples

Labeling	Name	Symbol	Remark
FYE	Internal ID	FYE	
CX	Second row	СХ	Engineering marking BMX160 of C-Sample X
•	Pin 1 identifier	•	



## 5.5 Soldering Guidelines

The moisture sensitivity level of the BMX160 sensors corresponds to JEDEC Level 1, see also

- IPC/JEDEC J-STD-020C "Joint Industry Standard: Moisture/Reflow Sensitivity Classification for non-hermetic Solid State Surface Mount Devices"
- IPC/JEDEC J-STD-033A "Joint Industry Standard: Handling, Packing, Shipping and Use of Moisture/Reflow Sensitive Surface Mount Devices"

The sensor fulfils the lead-free soldering requirements of the above-mentioned IPC/JEDEC standard, i.e. reflow soldering with a peak temperature up to 260 °C.

Profile Feature	Pb-Free Assembly
Average Ramp-Up Rate (Ts <sub>max</sub> to Tp)	3° C/second max.
Preheat  - Temperature Min (Ts <sub>min</sub> )  - Temperature Max (Ts <sub>max</sub> )  - Time (ts <sub>min</sub> to ts <sub>max</sub> )	150 °C 200 °C 60-180 seconds
Time maintained above:  - Temperature (T <sub>L</sub> )  - Time (t <sub>L</sub> )	217 °C 60-150 seconds
Peak/Classification Temperature (Tp)	260 °C
Time within 5 °C of actual Peak Temperature (tp)	20-40 seconds
Ramp-Down Rate	6 °C/second max.
Time 25 °C to Peak Temperature	8 minutes max.

Note 1: All temperatures refer to topside of the package, measured on the package body surface.




Figure 39: Soldering profile



### **5.6 Handling Instructions**


Micromechanical sensors are designed to sense acceleration with high accuracy even at low amplitudes and contain highly sensitive structures inside the sensor element. The MEMS sensor can tolerate mechanical shocks up to several thousand g's. However, these limits might be exceeded in conditions with extreme shock loads such as e.g. hammer blow on or next to the sensor, dropping of the sensor onto hard surfaces etc.

We recommend to avoid g-forces beyond the specified limits during transport, handling and mounting of the sensors in a defined and qualified installation process.

This device has built-in protections against high electrostatic discharges or electric fields (e.g. 2kV HBM); however, anti-static precautions should be taken as for any other CMOS component. Unless otherwise specified, proper operation can only occur when all terminal voltages are kept within the supply voltage range. Unused inputs must always be tied to a defined logic voltage level.

### 5.7 Tape and Reel Specification

The BMX160 is shipped in a standard cardboard box. The box dimension for 1 reel is:  $L \times W \times H = 35 \text{ cm} \times 35 \text{ cm} \times 5 \text{ cm}$ . BMX160 quantity: 5,000pcs per reel, please handle with care.



 $A_0$ = 3.30,  $B_0$ = 2.80,  $K_0$ = 1.10

#### Note:

- Tolerances unless noted: ±0.1
- Sprocket hole pitch cumulative tolerance ±0.1
- Camber in compliance with EIA481
- Pocket position relative to sprocket hole measured as true position of pocket, not pocket hole
- A0 and B0 are calculated on a plane at a distance "R" above the bottom of the pocket

Figure 40: Tape and reel dimensions in mm



Page 111

#### 5.7.1 Orientation within the Reel




Figure 41: Orientation of the BMX160 devices relative to the tape

#### **5.8 Environmental Safety**

The BMX160 sensor meets the requirements of the EC restriction of hazardous substances (RoHS) directive, see also:

Directive 2011/65/EU of the European Parliament and of the Council of January 3rd, 2013 on the restriction of the use of certain hazardous substances in electrical and electronic equipment.

#### **5.8.1 Halogen Content**

The BMX160 is halogen-free. For more details on the analysis results please contact your Bosch Sensortec representative.

#### **5.8.2 Multiple Sourcing**

Within the scope of Bosch Sensortec's ambition to improve its products and secure the mass product supply, Bosch Sensortec employs multiple sources in the supply chain.

While Bosch Sensortec takes care that all of technical parameters are described above are 100% identical for all sources, there can be differences in device marking and bar code labeling.

However, as secured by the extensive product qualification process of Bosch Sensortec, this has no impact to the usage or to the quality of the product.



Page 112

# 6. Legal Disclaimer

#### 6.1 Engineering Samples

Engineering Samples are marked with an asterisk (\*) or (e) or (E). Samples may vary from the valid technical specifications of the product series contained in this data sheet. They are therefore not intended or fit for resale to third parties or for use in end products. Their sole purpose is internal client testing. The testing of an engineering sample may in no way replace the testing of a product series. Bosch Sensortec assumes no liability for the use of engineering samples. The Purchaser shall indemnify Bosch Sensortec from all claims arising from the use of engineering samples.

#### 6.2 Product Use

Bosch Sensortec products are developed for the consumer goods industry. They may only be used within the parameters of this product data sheet. They are not fit for use in life-sustaining or security sensitive systems. Security sensitive systems are those for which a malfunction is expected to lead to bodily harm or significant property damage. In addition, they are not fit for use in products which interact with motor vehicle systems.

The resale and/or use of products are at the purchaser's own risk and his own responsibility. The examination of fitness for the intended use is the sole responsibility of the Purchaser.

The purchaser shall indemnify Bosch Sensortec from all third party claims arising from any product use not covered by the parameters of this product data sheet or not approved by Bosch Sensortec and reimburse Bosch Sensortec for all costs in connection with such claims.

The purchaser must monitor the market for the purchased products, particularly with regard to product safety, and inform Bosch Sensortec without delay of all security relevant incidents.

#### 6.3 Application Examples and Hints

With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Bosch Sensortec hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights or copyrights of any third party. The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. They are provided for illustrative purposes only and no evaluation regarding infringement of intellectual property rights or copyrights or regarding functionality, performance or error has been made.



Page 113

# 7. Document History and Modifications

Rev. No	Chapter	Description of modification/changes	Date
1.0		Document creation	13-06-2016
1.1	1.1 1.2	Updated suspend mode current Updated min/max gyro sensitivity	15-05-2018
1.2	1.2 5.1 5.4 5.7	Updated magnetometer range Updated max magnetometer heading accuracy Updated package outline dimensions drawing Updated marking info (internal use) Updated shipment box dimension	15-01-2019

Bosch Sensortec GmbH Gerhard-Kindler-Strasse 9 72770 Reutlingen / Germany

contact@bosch-sensortec.com www.bosch-sensortec.com

Modifications reserved | Printed in Germany Preliminary - specifications subject to change without notice Document number: BST-BMX160-DS000-12 Revision\_1.2\_012019