**Power LDMOS transistor** 

Rev. 01 — 17 November 2008

**Product data sheet** 

## 1. Product profile

### 1.1 General description

135 W LDMOS power transistor for base station applications at frequencies from 800 MHz to 1000 MHz.

### Table 1. Typical performance

Typical RF performance at  $T_{case} = 25 \degree C$  in a class-AB production test circuit.

Mode of operation	f	$V_{\text{DS}}$	P <sub>L(AV)</sub>	Gp	η <sub>D</sub>	ACPR
	(MHz)	(V)	(W)	(dB)	(%)	(dBc)
2-carrier W-CDMA	869 to 894	28	26.5	21.0	28.0	-39 <mark>[1]</mark>

[1] Test signal: 3GPP; test model 1; 64 DPCH; PAR = 7.5 dB at 0.01 % probability on CCDF per carrier; carrier spacing 5 MHz.

#### CAUTION



This device is sensitive to ElectroStatic Discharge (ESD). Therefore care should be taken during transport and handling.

### 1.2 Features

- Typical 2-carrier W-CDMA performance at frequencies of 869 MHz and 894 MHz, a supply voltage of 28 V and an I<sub>Dq</sub> of 950 mA:
  - Average output power = 26.5 W
  - Power gain = 21.0 dB
  - Efficiency = 28.0 %
  - ◆ ACPR = -39 dBc
- Easy power control
- Integrated ESD protection
- Excellent ruggedness
- High efficiency
- Excellent thermal stability
- Designed for broadband operation (800 MHz to 1000 MHz)
- Internally matched for ease of use
- Compliant to Directive 2002/95/EC, regarding restriction of hazardous substances (RoHS)



www.DataSheet4U.com

## 1.3 Applications

RF power amplifiers for GSM, GSM EDGE, W-CDMA and CDMA base stations and multi carrier applications in the 800 MHz to 1000 MHz frequency range

## 2. Pinning information

Table 2.	Pinning			
Pin	Description	Simpli	fied outline	Graphic symbol
1	drain			
2	gate			1 
3	source	<u>(1)</u>	3	2 – – – 3 sym112

[1] Connected to flange.

## 3. Ordering information

Table 3.	Ordering	information
----------	----------	-------------

Type number	Package	Package		
	Name	Description	Version	
BLF6G10LS-135R	-	earless flanged LDMOST ceramic package; 2 leads	SOT502B	

## 4. Limiting values

#### Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>DS</sub>	drain-source voltage		-	65	V
V <sub>GS</sub>	gate-source voltage		-0.5	+13	V
I <sub>D</sub>	drain current		-	32	А
T <sub>stg</sub>	storage temperature		-65	+150	°C
Tj	junction temperature		-	225	°C

## 5. Thermal characteristics

Table 5.	Thermal characteristics			
Symbol	Parameter	Conditions	Тур	Unit
R <sub>th(j-case)</sub>	thermal resistance from junction to case	$T_{case} = 80 \ ^{\circ}C; P_{L} = 25 \ W$	0.56	K/W

**Power LDMOS transistor** 

## 6. Characteristics

<b>Table 6.</b> <i>T<sub>j</sub></i> = <i>25</i> ° <i>C</i>	<b>Characteristics</b> Cunless otherwise specified.					
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>(BR)DSS</sub>	drain-source breakdown voltage	$V_{GS} = 0 \text{ V}; \text{ I}_{D} = 0.8 \text{ mA}$	65	-	-	V
V <sub>GS(th)</sub>	gate-source threshold voltage	$V_{DS} = 10 \text{ V}; I_{D} = 180 \text{ mA}$	1.4	1.9	2.4	V
$V_{GSq}$	gate-source quiescent voltage	$V_{DS} = 28 \text{ V}; I_{D} = 950 \text{ mA}$	1.6	2.1	2.6	V
I <sub>DSS</sub>	drain leakage current	$V_{GS}$ = 0 V; $V_{DS}$ = 28 V	-	-	3	μΑ
I <sub>DSX</sub>	drain cut-off current	$\label{eq:VGS} \begin{array}{l} V_{GS} = V_{GS(th)} + 3.75 \; V; \\ V_{DS} = 10 \; V \end{array}$	24	32	-	A
I <sub>GSS</sub>	gate leakage current	$V_{GS}$ = 11 V; $V_{DS}$ = 0 V	-	-	300	nA
<b>g</b> fs	forward transconductance	$V_{DS} = 10 \text{ V}; I_{D} = 9 \text{ A}$	7	13	-	S
R <sub>DS(on)</sub>	drain-source on-state resistance	$\label{eq:VGS} \begin{array}{l} V_{\text{GS}} = V_{\text{GS(th)}} + 3.75 \; V; \\ I_{\text{D}} = 6.3 \; A \end{array}$	-	0.1	-	Ω
C <sub>rs</sub>	feedback capacitance	$V_{GS} = 0 V; V_{DS} = 28 V;$ f = 1 MHz	-	2.0	-	pF

## 7. Application information

#### Table 7. Application information


Mode of operation: 2-carrier W-CDMA; PAR 7.5 dB at 0.01 % probability on CCDF; 3GPP test model 1; 1-64 PDPCH;  $f_1 = 871.5$  MHz;  $f_2 = 876.5$  MHz;  $f_3 = 886.5$  MHz;  $f_4 = 891.5$  MHz; RF performance at  $V_{DS} = 28$  V;  $I_{Dq} = 950$  mA;  $T_{case} = 25$  °C; unless otherwise specified; in a class-AB production test circuit.


Symbol	Parameter	Conditions	Min	Тур	Max	Unit
P <sub>L(AV)</sub>	average output power		-	26.5	-	W
Gp	power gain	$P_{L(AV)} = 26.5 \text{ W}$	20.0	21.0	-	dB
RL <sub>in</sub>	input return loss	$P_{L(AV)} = 26.5 \text{ W}$	-	-11.0	-8.0	dB
$\eta_{D}$	drain efficiency	$P_{L(AV)} = 26.5 \text{ W}$	26.0	28.0	-	%
ACPR	adjacent channel power ratio	$P_{L(AV)} = 26.5 \text{ W}$	-	-39	-36.5	dBc

### 7.1 Ruggedness in class-AB operation

The BLF6G10LS-135R is capable of withstanding a load mismatch corresponding to VSWR = 10 : 1 through all phases under the following conditions:  $V_{DS}$  = 28 V;  $I_{Dq}$  = 950 mA;  $P_L$  = 135 W; f = 894 MHz.

### **Power LDMOS transistor**






© NXP B.V. 2008. All rights reserved.


#### www.DataSheet4U.com NXP Semiconductors

# **BLF6G10LS-135R**

**Power LDMOS transistor** 




## 8. Test information





**Power LDMOS transistor** 



The striplines are on a double copper-clad Taconic RF35 Printed-Circuit Board (PCB) with  $\varepsilon_r = 3.5$  and thickness = 0.76 mm. See Table 8 for list of components. The drawing is not to scale.

#### Fig 7. Component layout

#### Table 8.List of components (see Figure 6 and 7).

Component	Description	Value		Remarks
C1, C3, C10, C14, C17	multilayer ceramic chip capacitor	68 pF	<u>[1]</u>	solder vertically
C2, C4, C5	multilayer ceramic chip capacitor	8.2 pF	<u>[1]</u>	solder vertically
C6, C7	multilayer ceramic chip capacitor	10 pF	<u>[1]</u>	solder vertically
C8, C9, C12, C13	electrolytic capacitor	100 nF		Vishay or capacitor of same quality.
C11, C15	multilayer ceramic chip capacitor	4.7 μF; 50 V	[2]	
C16	multilayer ceramic chip capacitor	3.0 pF	<u>[1]</u>	solder vertically
C18, C19, C20	electrolytic capacitor	220 μF; 63 V		
L1	ferrite SMD bead			Ferroxcube BDS 3/3/4.6-4S2 or equivalent
Q1	BLF6G10LS-135R			
R1, R2, R3	SMD resistor	9.1 Ω; 0.1 W		

[1] American Technical Ceramics type 100B or capacitor of same quality.

[2] TDK or capacitor of same quality.



**Power LDMOS transistor** 

## 9. Package outline




Fig 8.Package outline SOT502B

BLF6G10LS-135R\_1

© NXP B.V. 2008. All rights reserved.

**Power LDMOS transistor** 

# **10. Abbreviations**

Table 9.	Abbreviations
Acronym	Description
3GPP	Third Generation Partnership Project
CCDF	Complementary Cumulative Distribution Function
CDMA	Code Division Multiple Access
CW	Continuous Wave
DPCH	Dedicated Physical CHannel
EDGE	Enhanced Data rates for GSM Evolution
GSM	Global System for Mobile communications
LDMOS	Laterally Diffused Metal-Oxide Semiconductor
LDMOST	Laterally Diffused Metal-Oxide Semiconductor Transistor
PAR	Peak-to-Average power Ratio
PDPCH	transmission Power of the Dedicated Physical CHannel
RF	Radio Frequency
VSWR	Voltage Standing-Wave Ratio
W-CDMA	Wideband Code Division Multiple Access

## **11. Revision history**

Table 10.Revision history				
Document ID	Release date	Data sheet status	Change notice	Supersedes
BLF6G10LS-135R_1	20081117	Product data sheet	-	-

# 12. Legal information

## 12.1 Data sheet status

Document status <sup>[1][2]</sup>	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

### 12.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

### 12.3 Disclaimers

**General** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or

malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

### 12.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

# 13. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com



**Power LDMOS transistor** 


## 14. Contents

1	Product profile 1
1.1	General description
1.2	Features
1.3	Applications 2
2	Pinning information 2
3	Ordering information 2
4	Limiting values 2
5	Thermal characteristics 2
6	Characteristics 3
7	Application information 3
7.1	Ruggedness in class-AB operation 3
8	Test information 5
9	Package outline 7
10	Abbreviations
11	Revision history 8
12	Legal information
12.1	Data sheet status
12.2	Definitions
12.3	Disclaimers
12.4	Trademarks9
13	Contact information 9
14	Contents 10

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2008.

All rights reserved.



Date of release: 17 November 2008 Document identifier: BLF6G10LS-135R\_1

