

# Analog Two Way Radio IC

# Features

- World wide band: 134 ~ 490 MHz
- 12.5/25 kHz channel spacing
- On chip 4 dBm RF PA
- 2.4 V to 3.6 V power supply
- CTCSS tone receiver with up to parallel eight frequency detector
- 23/24 bit programmable DCS code
- Standard DTMF and programmable in-band dual tone
- SELCALL and programmable in-band single tone
- 1.2/2.4 kbps FSK data modem with either F2D or F1W modulation type
- Frequency inversion scrambler
- Voice activated switch (VOX) and time-out timer
- RF Signal strength measurement and signal quality measurement
- TX Audio signal strength indication and RX audio signal strength indication
- 3-wires interface with MCU with maximum 8 Mbps clock rate
- QFN 4x4 24-Pin package

# Applications

- Personal Radio Service
- Baby Monitor
- Toys

# **General Description**

The BK4813 is a half duplex TDD FM transceiver operating from 130 MHz to 490 MHz band for worldwide personal radio. Besides speech communication, the BK4813 on-chip FSK data modem supports F2D and F1W emission to be used in both FRS and DPMR band for text message and GPS information exchange.

The BK4813 is a complete, small form factor solution optimized for low-power, low-cost, and highly integrated mobile and portable consumer electronic devices, requiring only a few external decoupling capacitors and an external inductor for input matching.



QFN 24 Pin Assignments(Top View)

# Functional Block Diagram





# **Table of Contents**

1	Functional Description	4
	1.1 Overview	4
	1.2 RF Transceiver	4
	1.2.1 FM Receiver	4
	1.2.2 FM Transmitter	5
	1.2.3 RF Frequency Synthesizer	6
	1.2.4 Input/Output Matching	7
	1.2.5 Crystal Oscillator	7
	1.2.6 On-chip Voltage Regulator Decoupling	8
	1.2.7 Power Supply Decoupling	9
	1.3 TX Baseband	9
	1.3.1 Audio	9
	1.3.2 VOX and TOT	.11
	1.3.3 In-band Signaling	11
	1.3.4 Sub-audible Signaling	13
	1.4 RX Baseband	14
	1.4.1 Audio	14
	1.4.2 In-band Signaling	14
	1.4.3 Sub-audible Signaling	16
	1.5 SPI Interface	16
	1.6 Power Management	17
2	Electrical Specifications	. 18
	2.1 Absolute Maximum Ratings	18
	2.2 Recommended Operating Conditions	18
	2.3 Power Consumption Specification	18
	2.4 Receiver Characteristics	19
	2.5 Transmitter Characteristics	20
	2.6 SPI Control Interface Characteristics	21
3	Register Definition	. 22
4	Pin Assignment	. 36
С 6	Package Information	32
7	Tape and Reel Information	. 40
	7.1 Tape Information	40
	7.2 Cover Information	41
	7.3 Reel Information	42
8	Solder Reflow Profile	43
9	Order Information	. 44
10	Additional Reference Resources	45
11	Revision History	46
12		. 41



# **Figure List**

Figure 1. Functional Block Diagram	4
Figure 2. Radio Block Diagram	5
Figure 3. Frequency Cover Range of RF Synthesizer	6
Figure 4. Schematic of Input/Output matching	7
Figure 5. Circuit Diagram of the 21.7MHz Crystal Oscillator	8
Figure 6. Configuration of Low-dropout Regulators	9
Figure 7. TX Audio Block Diagram	. 10
Figure 8. Frequency Response of Pre-emphasis Filter	. 10
Figure 9. Frequency Response of 300Hz High Pass Filter	. 10
Figure 10. Frequency Response of Low Pass Filter	. 11
Figure 11. Frame Structure of Data Mode	. 12
Figure 12. TX Audio Block Diagram	. 14
Figure 13. Three-wires Interface Timing	. 16
Figure 14. 3-Wire Control Interface Write Timing Diagram	. 21
Figure 15. 3-Wire Control Interface Read Timing Diagram	. 21
Figure 16. BK4813 Pin Assignment (Top View)	. 36
Figure 17. BK4813 Application	. 37
Figure 18. QFN 4x4 24 Pin Package diagram	. 38
Figure 19. Tape Dimensions	. 40
Figure 20. Cover Dimensions	. 41
Figure 21. Reel Dimensions	. 42
Figure 22. Classification Reflow Profile	. 43

## **Table List**

Table 1. Standard DTMF Table	12
Table 2. EIA single tone frequency setting	13
Table 3. Reference CTCSS Frequency	13
Table 4. Reference CDCSS Raw 9 bit Octal Word	14
Table 5. Power Control for Different Operational States	17
Table 6. Absolute Maximum Ratings	18
Table 7. Recommended Operating Conditions	18
Table 8. Power Consumption Specification	18
Table 9. Receiver Characteristics	19
Table 10. Transmitter Characteristics	20
Table 11. SPI Control Interface Characteristics	21
Table 12. Interface Register Definition	22
Table 13. BK4813 4mmx4mm 24-Pin Definition	
Table 14. QFN 4x4 24 Pin Package dimensions	38



# 1 Functional Description



#### Figure 1. Functional Block Diagram

## 1.1 Overview

The BK4813 integrates high performance PLL, ADC, DAC, and advanced digital signal processing capability on a single chip. The digital low-IF image rejection architecture enables it to work with a very simple MCU as a two way radio communication system. On-chip flexible and precise continuous and discrete tone generator and detector enable a secure link and digital signaling.

## 1.2 RF Transceiver

BK4813 includes an integrated RF transceiver which is compliant with the specification most country in the world. The RF transceiver requires the following external components to operate:

- 1) a 21.7MHz crystal;
- 2) simple input matching and output matching;
- 3) several SMD capacitors for decoupling and DC blocking.

#### 1.2.1 FM Receiver

The receiver implements a low-IF image rejection architecture, which is composed with two parts: RF front-end and IF part. The RF front-end comprises a LNA and a quadrature mixer. The IF part comprises a low-pass filter (LPF) for channel filtering, a variable gain amplifier (VGA) and a high precision analog-to-



digital converter(ADC). The block diagram of the FM receiver is shown in Figure 2.

At the RF front-end part, the LNA is a differential low-noise amplifier with singleended input. The LNA is followed by a quadrature mixer that down-converts the RF signal directly to IF signal. Low-IF image rejection architecture is implemented in order to eliminate the external SAW filters. The value of IF frequency( $f_{IF}$ ) can be programmed from 1kHz to 150kHz through 3-wire SPI interface(*REG16*). The RF front-end part can be power up by set *REG7[11]* to 0.

At the IF part, the down-converted in-phase IF signal(IF/I) and quadrature-phase IF signal(IF/Q)are first filtered by the LPF, and then amplified by the VGA. The 3dB bandwidth of the LPF could be set to 100kHz or 200kHz through 3-wire SPI interface(*REG108*[7]).The VGA provides variable gain with 21dB dynamic range, and could be controlled through3-wire SPI interface(*REG108*[6:4]).The Sigma-Delta ADC sample analog IF signal from VGA, and convert it to digital IF signal. Then the digital signal will be send to DSP for second down-conversion and audio processing. The IF part can be power up by set *REG7*[10] to 0.

To avoid serious distortion with high-level input power, AGC function is added to automatically adjust the gain of LNA and the gain of VGA. AGC function can be enabled by set *REG7[6]* and *REG108[15]* to 0.



Figure 2. Radio Block Diagram

#### 1.2.2 FM Transmitter

The transmitter is a single-ended amplifier including a buffer, a PA driver and a ramping-control block. The block diagram of the transmitter is shown in Figure 2. Due to FM modulation is of constant envelope, the amplifier works in saturated mode to save current consumption.



A ramping-control block is implemented to avoid unwanted spurious signals when the transmitter is power up. Ramping function can be enabled by set *REG10[8]* to 1. If ramping function is enabled, a ramping table should be filled by writing ramp values into *REG42* in turn. The best ramping curve is raised cosine.

The output power of FM transmitter can be programmed from -60dBm to +7dBm through 3-wire SPI interface(*REG10[7:4]*).

The transmitter can be power up by set *REG7[8]* to 0.

## 1.2.3 RF Frequency Synthesizer

An RF synthesizer is implemented to generate local oscillator(LO) signals. It includes a voltage controlled oscillator(VCO), a fractional-N divider(frac-N), a phase-frequency detector(PFD), a charge pump(CP) and a loop filter(LF). The RF synthesizer is shared for RX mode and TX mode. The block diagram of the synthesizer is shown in Figure 2.

In RX mode, the RF frequency synthesizer generates unmodulated LO signal. And the unmodulated LO signal is then divided by an integer  $N_{div}$  for downconversion mixer in the FM receiver. In TX mode, FM modulation is realized in the RF frequency synthesizer. Modulated VCO output is divided by an integer  $N_{div}$ . The value of  $N_{div}$  can be programmed to 8/12/16/20/24 through 3-wire SPI interface(*REG4[15:13]*).



Figure 3. Frequency Cover Range of RF Synthesizer

In RX mode, the locked frequency of the synthesizer is equal to  $N_{div} \ge (f_{wanted} - f_{IF})$ . While in TX mode, the locked frequency of the synthesizer is equal to  $N_{div} \ge f_{wanted}$ .

Channel selection is also implemented by programming the value of fraction-N through 3-wire SPI interface(*REG113/REG114*). On power up or channel reselection, the synthesizer takes less than 0.3msec to settle.

The synthesizer can use external crystals between 21.2MHz and 22.2MHz. For BK4813, the default crystal is 21.7MHz. The frequency tolerance of the crystal should be within  $\pm$ 2.5ppm to keep a reliable communication.

The synthesizer can be power up by set *REG7[12]* to 0.



#### 1.2.4 Input/Output Matching

Since the LNA input and the PA output are of single-ended, external balun is not necessary. Both the input matching and the output matching can be implemented using low-cost discrete inductors and capacitors. The schematic of input/output matching is shown in Figure 4.



Figure 4. Schematic of Input/Output matching

As for input matching, capacitor C1 is used for DC-blocking. The recommended value of C1 is 100pF. The DC voltage at PIN3 is about 0.47V in RX mode. Inductor L1 is used for impedance transformation. The recommended value of L1 is 47nH for 409.75MHz band, and is 33nH for 446.00625MHz/462.5625MHz band.

As for output matching, capacitor C2 is used for DC-blocking, too. Due to the PA driver in FM transmitter is open-drain, a load device(Zload) should be put between PIN4 and power supply to offer a DC path. The load device(Zload) can be a resistor or a inductor. Inductor L2 and capacitor C3 are used for impedance transformation, and are used as low-pass filter to attenuate harmonics. If an external high-power PA is implemented in the solution, there will be a low-pass network after high-power PA. Then, L2 and C3 can be removed.

## 1.2.5 Crystal Oscillator

BK4813 integrates a low-power amplitude-regulated 21.7MHz crystal oscillator. The 21.7MHz crystal oscillator not only provides the reference frequency for the RF synthesizer, but also provides clock for digital part. The circuit diagram of the 21.7MHz crystal oscillator is shown in Figure 5.

The 21.7 MHz crystal oscillator is designed for use with an quartz crystal in parallel resonant mode. To achieve correct oscillation frequency, the load capacitance must match the specification in the crystal datasheet. Figure 5 on next page shows how the crystal is connected to the 21.7 MHz crystal oscillator. C1 and C2 are ceramic SMD(Surface Mount Device) capacitors connected between each crystal terminal and ground. Cvar is an adjustable capacitor for frequency calibration.







$$C_{load} = \frac{C'_1 \times C'_2}{C'_1 + C'_2}$$
  

$$C'_1 = C_1 + C_{var} + C_{par}$$
  

$$C'_2 = C_2 + C_{par}$$

in which, Cpar is parasitic capacitance including PCB trace capacitance and pin input capacitance. The value of Cpar is about 1pF.

The 21.7MHz crystal oscillator can be power up by set *REG7[14]* to 0.

## 1.2.6 On-chip Voltage Regulator Decoupling

BK4813 contains 3 low-dropout regulator(LDO):

- 1) One LDO for RF part in FM receiver. This LDO needs an external SMD capacitor to reduce noise on power supply for better noise figure. The output voltage of this LDO is about 2.2V, and the typical value of this SMD capacitor is 100nF.
- 2) One LDO for VCO in RF synthesizer. This LDO needs an external SMD capacitor to reduce noise on power supply for better phase noise performance. The output voltage of this LDO is about 2V, and the value of this SMD capacitor should be no less than 1uF.
- One LDO for digital part. This LDO needs an external SMD capacitor to reduce spurious signal from digital part. The output voltage of this LDO is about 1.8V, and the value of this SMD capacitor should be no less than 1uF.

The configuration of these 3 LDOs is shown in Figure 6.





Figure 6. Configuration of Low-dropout Regulators

#### 1.2.7 Power Supply Decoupling

Proper power-supply decoupling must be used for optimum performance. The placement and size of the decoupling capacitors and the power supply filtering are very important to achieve the best performance in an application.

## 1.3 TX Baseband

#### 1.3.1 Audio

TX audio path has the following blocks:

- Digital AGC to automatically adjust microphone gain (REG44, REG45) before ADC;
- 2) Digital compressor to extent signal dynamic range (REG17);
- 3) Volume control with 1 dB step from -25 dB to 6 dB (REG18);
- 4) Optional pre-emphasis filter, 0 dB at 1 kHz and +6 dB per octave (REG18);
- 5) Audio scrambling with programmable scrambling frequency (REG20);
- 300 Hz high pass filter to avoid interference to sub-audible signal, which has 30 dB attenuation for frequency below 250 Hz with respect to signal at 1 kHz (REG18);
- 7) Low pass filter 3 kHz corner for 12.5 kHz/25 kHz channel spacing, the bandwidth is not programmable;
- 8) Limiter to avoid unwanted out-of-band emission (REG19);
- 9) Flexible block execution order (REG18).



Figure 7. TX Audio Block Diagram

The microphone gain can be control through *REG44* and *REG45*.

When AGC is enabled, the microphone gain is automatically controlled by internal AGC algorithm. At this scenario, the real time microphone gain setting can be read by *REG21[5:0]*. Combined with the real time microphone gain (*REG21 [5:0]*) and the digital detected microphone signal level (*REG21*), the absolute microphone signal level at microphone input can be calculated, but please note the *REG21[15:8]* and *REG21[5:0]* have difference unit.



Figure 9. Frequency Response of 300Hz High Pass Filter





Figure 10. Frequency Response of Low Pass Filter

## 1.3.2 VOX and TOT

Voice activated switch (VOX) detects the background noise level (REG22[7:0]) and microphone input signal level (REG21[15:8]), when the ratio between the signal level and the background noise level is greater than a programmable threshold (REG23[8:1]) and (REG23 [0] =0) / or (REG23 [0] =1) the signal level is greater than an absolutely threshold (REG23[8:1]), the VOX will output 1 and the VOX interrupt bit will be set (REG116[3]).

VOX works only when receive signal strength (REG68[6:0]) is lower than a programmable threshold (REG67[6:0]).

In TX mode, time-out timer (TOT) detects the VOX output, if it is 0 (no active microphone input signal) for a programmable duration (REG23[14:12]), the TOT interrupt bit will be set (REG116[2]).

User can do its own VOX and TOT control based on the readable microphone signal level (REG21[15:8]) and background noise level (REG22[7:0]).

## 1.3.3 In-band Signaling

There are three types of in-band signaling: DTMF, SELCALL, and FSK (and FSK\_AIR). Together with audio signal, they are total of four kinds of in-band signaling, of which only one can be sent at a time (REG40). The deviation of in-band signaling is programmable (REG40).

#### 1.3.3.1 DTMF

DTMF is a dual tone signaling, it has programmable high band and low band frequency. The high band frequency can be programmable from 1209 Hz to 1633 Hz (REG25). The low band frequency can be programmable from 697



Hz to 941 Hz (REG24). The twist can be programmable from 0 to 15 dB with 1 dB resolution (REG26)). The suggested DTMF tone table is given below.

#### Table 1. Standard DTMF Table

DTMF Symbol		High Frequency (Hz)					
		1209	1336	1477	1633		
	697	1	2	3	A		
LOW	770	4	5	6	В		
(U-7)	852	7	8	9	С		
(112)	941	E	0	F	D		

#### 1.3.3.2 FSK

FSK is a high data rate signaling, which supports 1200 bps data mode at 12.5 kHz channel spacing and 2400 bps data mode at 25 kHz channel spacing. The frame structure of the data package is given below.

Pre-amble	Sync Word	Addr	Туре	Size	CRC A	Payload	CRCB
16 bit	16 bit	Byte0	Byte1	Byte2	Byte3	0-127 Word	2/4 Byte

#### Figure 11. Frame Structure of Data Mode

User can write head field including Address/Type/Size/CRCA and the corresponding payload (REG28, REG29, REG30), and it will automatically calculate the CRC and packetize the data. Optional scrambling can be added to Address and subsequent bytes, and the scrambling seed is programmable (REG32).

Data receiver will automatically finish synchronization and data extraction that Address/Type/Size/CRCA and Payload can be read out through MCU interface.

The final over the air data package type can be setting with Type byte.

- 1) Type 0: Only head, no payload
- 2) Type 1: Head with payload
- 3) Type 2: Head with FEC encoded payload
- 4) Type 3: Head with FEC and interleaved encoded payload
- 5) Type 4: Free format that no automatic CRC insertion, CRCA is a user writable byte

The payload write is through an 8 words (1 word = 2 bytes) FIFO, if the word number in FIFO is shorter than a threshold that a write operation requires, it will give an interrupt to MCU that MCU must refill the FIFO (REG31).

Note: if use type 3, the number of payload is restricted. The allowed payload number is either odd number less than 8 or even number greater than 9. Payload number 8 and 9 is not allowed for type 3.



The FSK packet can be transmitted either directly through FM modulation (FSK AIR) for DPMR band or with a MSK modulated sub-carrier (FSK modem) then to FM modulation for FRS band.

### 1.3.3.3 SELCALL

SELCALL is a single tone signaling, the frequency can be programmable from 400 Hz to 3000 Hz (REG34). To get high sensitivity the suggested tone frequency (EIA frequency group) is given below.

 Table 2. EIA single tone frequency setting

Tone Number	0	1	2	3	4	5	6	7
Tone Frequency (Hz)	600	741	882	1023	1164	1305	1446	1587
Tone Number	8	9	А	В	С	D	Е	F
Tone Frequency (Hz)	1728	1869	2151	2435	2010	2295	495	No Tone

### 1.3.4 Sub-audible Signaling

Sub-audible signaling includes both CTCSS and CDCSS. For CTCSS, the frequency is programmable with 18 bit resolution, and it can be set to have a 0/120/180 degree phase shift. For CDCSS, it supports both standard CDCSS code with programmable 9 bit raw code and user programmable 23/24 bits CDCSS code, and the transmitted CDCSS code can be inversed.

The CDCSS mode is set by REG38 [15:13]. The CDCSS mode and CDCSS code register are shared by both TX and RX.

	Standard CTCSS Tone							
Freq. (Hz)	Freq. (Hz)	Freq. (Hz)	Freq. (Hz)	Freq. (Hz)	Freq. (Hz)	Freq. (Hz)		
67.0	85.4	103.5	127.3	156.7	192.8	241.8		
71.9	88.5	107.2	131.8	162.2	203.5	250.3		
74.4	91.5	110.9	136.5	167.9	210.7			
77.0	94.8	114.8	141.3	173.8	218.1			
79.7	97.4	118.8	146.2	179.9	225.7			
82.5	100.0	123.0	151.4	186.2	233.6			
	Non-Standard CTCSS Tone							
Freq. (Hz)	Freq. (Hz)	Freq. (Hz)	Freq. (Hz)	Freq. (Hz)	Freq. (Hz)	Freq. (Hz)		
62.5	69.3	183.5	196.6	206.5				
64.7	159.8	189.9	199.5	229.1				

Table 3. Reference CTCSS Frequency



023	025	026	031	032	036	043	047	
051	053	054	065	071	072	073	074	
114	115	116	122	125	131	132	134	
143	145	152	155	156	162	165	172	
174	205	212	223	225	226	243	244	
245	246	251	252	255	261	263	265	
266	271	274	306	311	315	325	331	
332	343	346	351	356	364	365	371	
411	412	413	423	431	432	445	446	
452	454	455	462	464	465	466	503	
506	516	523	526	532	546	565	606	
612	624	627	631	632	654	662	664	_
703	712	723	731	732	734	743	754	

#### Table 4. Reference CDCSS Raw 9 bit Octal Word

## 1.4 RX Baseband

The RX baseband output is the FM demodulator output, whose amplitude can be scaled (REG66), and subsequent filter coefficient is selected according to the inband signal type (REG66) and sub-audible signal type (REG66).

#### 1.4.1 Audio

Audio path has blocks below.

- 1) De-emphasis filter, 0 dB at 1 kHz and -6 dB per octave (REG72);
- 2) Audio de-scrambling with programmable scrambling frequency (REG74);
- Low pass filter with 2.55 kHz corner for 12.5 kHz channel spacing and 3.1 kHz corner for 25 kHz channel spacing (REG72);
- 4) 45 dB volume control range with 3 dB per step (REG73);
- 5) Hard mute or soft mute control based on receive signal quality (REG73);
- 6) Flexible block execution order (REG72);
- 7) Expander to extent signal dynamic range (REG17).



Figure 12. TX Audio Block Diagram

The RX signal strength before volume control module can be read out through REG74.

#### 1.4.2 In-band Signaling

#### 1.4.2.1 DTMF

DTMF decoder can detect up to 16 DTMF symbols simultaneously (REG78). High band tone frequency and low band tone frequency of each symbol can be programmed individually (REG77). When the decoder finds a symbol



match, it will set corresponding bit and the found symbol address (REG78), and an interrupt will be issued.

User can trade off detection sensitivity with response time by selection different match condition and their detection margin (REG75, REG76).

There are two symbol match conditions; the first (match condition 1) is the tone frequency variance less than a programmable margin DTMF\_MARGIN2, and the second (match condition 2) is the tone frequency stay inside a deviation (DTMF\_MARGIN1) from reference frequency for a programmable duration (DTMF\_MARGIN3). User can enable either one of them or both of them for DTMF symbol match. SELCALL and CTCSS have the same match algorithm.

#### 1.4.2.2 FSK

In FSK AIR mode, the slicer output of FM demodulator will be FSK symbol. In FSK mode, the FM demodulator output is taken as a sub-carrier, and will be demodulated with a FSK demodulator.

FSK receiver will search the sync word to establish synchronization with FSK transmitter. When it is synchronized and CRCA check is passed, a FSK head received interrupt (REG116) will be issued and it will continue to receive the payload. The payload data will be written to an 8 words FIFO, and when the data word number in FIFO is greater than a threshold that the FIFO needs to read out, it will issue an interrupt (REG116) and MCU should read out all data bytes in FIFO immediately (REG82, REG83). After all payload of one packet is received, the CRCB check result will be set (REG83) and a receive-finished interrupt will be issued to MCU that MCU should check this bit to know whether the read out payload is valid or invalid that should be discarded.

Note: With free format type (type 4), the "FSK head received interrupt" will be given out immediately when it found the sync word, thus, this interrupt is earlier than that in other mode.

## 1.4.2.3 SELCALL

SELCALL decoder can detect up to 16 SELCALL symbols simultaneously (REG87). Frequency of each symbol can be programmed individually (REG86). When the decoder find a symbol match, it will set corresponding bit and the found symbol address (REG87), and an interrupt will be issued.

User can trade off detection sensitivity with response time by selection different match condition and their detection margin (REG84, REG85).

There is an optional high pass filter to filter out signal below 400 Hz (REG87), and user can bypass this filter to receive SELCALL symbol with frequency below 400 Hz.



### 1.4.3 Sub-audible Signaling

CTCSS decoder can detect up to 8 CTCSS symbols simultaneously (REG92). Frequency of each symbol can be programmed individually (REG91). When the decoder find a symbol match, it will set corresponding bit and the found symbol address (REG92), and an interrupt will be issued.

User can trade off CTCSS detection sensitivity with response time by selection different match condition and their detection margin (REG89, REG90). For example, setting REG89 [15:4] to 0xFF8 can improve the sensitivity and stability, at the cost of much longer response time. In practical use, initiallyuser can set the REG89 [15:4] small to improve the response time, and after the CTCSS is found, user can change it to be larger to avoid link lose. It applies same for the REG90 where user can set the margin smaller initially and set them larger after the tone is found.

CTCSS decoder has an optional high pass filter to filter out DC signal (REG92), which can be used to get better RF frequency offset and low frequency noise immunity.

The CTCSS can detect 120/180 degree phase shift (REG93).

CDCSS decoder uses the same setting as CDCSS encoder, and has also an optional DC block filter (REG94). It can recognize the CDCSS code is exactly same or inversed (REG93).

CTCSS and CDCSS receiver can works simultaneously by set both REG94 [11] =1 and REG94 [10] = 1.

## 1.5 SPI Interface

The BK4813 has one SPI hardware integrate inside chip with 3-wires. These 3 wires are SCK(PIN13), SCN(PIN14), SDATA(PIN15) for data exchange. SCK and SCN are input pins, while SDATA is bi-direction pin.

BK4813 always latch data at the SCK rising edge and output its data at SCK falling edge.







## 1.6 Power Management

Blocks	Control Register	ТХ	RX	Idle
AGC	REG7[6]	1	0	1
TX Audio	REG7[7]	0	1	1
TX RF	REG7[8]	0	1	1
RX Audio	REG7[9]	1	0	1
RX IF	REG7[10]	1	0	1
RX RF	REG7[11]]	1	0	1
RF Synthesizer	REG7[12]	0	0	1
Central Bias	REG7[13]	0	0	1
Crystal Oscillator	REG7[14]	0	0	1
Digital LDO	REG7[15]	1	1	0
PA Ramping Up	REG43[15]	1	0	0
PA Ramping Down	REG43[14]	0	1	1
Digital State	REG112[14]	1	0	Х
Digital Power Up	REG112[15]	1	1	0
Current		33 mA	56 mA	8 uA

#### Table 5. Power Control for Different Operational States

When switching from TX or RX mode to idle mode, register should be update in order of REG7, REG43, and REG112. When back from idle to active mode, register should be update in order of REG7, REG2, REG3, REG4, REG5, REG6, REG43, REG112, where REG2 to REG6 must be re-filled here as their content is lost at idle mode. Please refer to the application note for detailed operation.



# 2 Electrical Specifications

## 2.1 Absolute Maximum Ratings

Maximum ratings are the extreme limits to which BK4813 can be exposed without permanently damaging it. Exposure to absolute maximum ratings for prolonged periods of time may affect BK4813's reliability. Table 6 specifies the absolute maximum ratings for BK4813.

Table 6. Absolu	te Maximum	Ratings
-----------------	------------	---------

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	V <sub>DD</sub>	-0.3	—	+3.6	V
I/O pin voltage	V <sub>IO</sub>	-0.3	_	V <sub>DD</sub> +0.3	V
Storage Temperature	Ts	-20	25	85	°C

## 2.2 Recommended Operating Conditions

The operating conditions are the physical parameters that BK4813 can operate within. The operating conditions for BK4813 are defined in Table 7.

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	V <sub>DD</sub>	2.6	_	3.6	V
Operating Temperature	Τo	-10	25	60	°C

#### Table 7. Recommended Operating Conditions

Notes:

All minimum and maximum specifications are guaranteed and apply across the recommended operating conditions. Typical values apply at  $V_{DD}$ =3.3 V and 25 °C unless otherwise stated. Parameters are tested in production unless otherwise stated. For QFN4x4 24pin package, VDD range is 2.6-3.6V.

The range of operating temperature mainly depends on the specification of the crystal. The frequency tolerance of the crystal should be within +/-2.5ppm during all operating conditions.

# 2.3 Power Consumption Specification

Table 8. Power Consumption Specification

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Supply Current (RX Mode)	I <sub>RX</sub>	REG7=0x81BF	_	56	58	mΑ
		REG112=0xA000				
Supply Current (TX Mode)	I <sub>TX</sub>	REG7=0x8E7F	_	33	36	mΑ
		REG112=0xE000				
Power Down Current	I <sub>PD</sub>	REG7=0x7FFF		8	12	μA
		REG112[15]=0				•



## 2.4 Receiver Characteristics

### Table 9. Receiver Characteristics

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit		
	, , , , , , , , , , , , , , , , , , ,	1	134		249			
Operating Frequency	F <sub>OP</sub>	2	265		332	MHz		
	<u> </u>	3	398		498			
Sensitivity	RXSENS	4, 8	-125	-124	-123	dBm		
Adjacent Channel Selectivity	ACS	5	61	62	64	dB		
Blocking	BLK	6	81	82	86	dB		
Inter-modulation	IMD	7	60	61	62	dB		
	Α	udio						
Earpiece output level	EARO	8		146		mVrms		
SINAD	ASNR	8,9		50		dB		
Amplitude response	ARES		-3		3	dB		
Audio noise floor	ANF			-81		dBm		
	C	TCSS						
CTCSS sensitivity	CTSEN			-123		dBm		
CTCSS response time	CTRES		75		125	ms		
Frequency range	SAF		62.5		250.3	Hz		
	Í	DCS						
CDCSS sensitivity	CDSEN			-122	<u>г</u>			
CDCSS response time	CDRES			171		ms		
Code length	CLEN		23		24	Bit		
Bit rate	BRATE			134.4		Hz		
	SE	LCALL						
SELCALL sensitivity	SELSEN			-122		dBm		
SELCALL response time	SELRES			30		ms		
Frequency range	IBSF		400		3000	Hz		
	D	TMF						
DTMF sensitivity	DTSEN			-122		dBm		
DTMF response time	DTRES			20		ms		
High band frequency range	FH		1209		1633	Hz		
Low band frequency range	FL		697		941	Hz		
F	SK data mod	em (F3E and F2D)						
FSK sensitivity (1E-3 BER)	FSKSEN			-122		dBm		
FSK Best PER (32 bytes payload)	FSKBEST			0.1	1	%		
Over the air data rate	BAUD		1200		2400	bps		
Test Condition:     1. Band 3, Band 4, Band 5       2. Band 2       3. Band 1       4. 12 dB SINAD       5. 1st adjacent channel (±12.5kHz)       6. Frequency offset > 1MHz       7. According to TIA standard (TIA-603-B)       8. 1kHz tone, 1.5kHz deviation       950dBm input power								



#### 2.5 **Transmitter Characteristics**

#### Table 10. Transmitter Characteristics

Parameter	Symbol	<b>Test Condition</b>	Min	Тур	Max	Unit		
		1	134		249			
Operating Frequency	F <sub>OP</sub>	2	265		332	MHz		
		3	398		498			
Output Power	POUT	4	-60	-1	7	dBm		
Adjacent Channel Power Rejection	ACPR			67		dBc		
Microphone Sensitivity	MICSENS	5		8		mV		
SINAD	TSINAD	6		47		dB		
Test Condition:	-	-						
1. Band 3, Band 4, Band 5								
2. Band 2								
3. Band 1								

Depend on output matching and register settings
 1.5kHz deviation
 At sensitivity level



# 2.6 SPI Control Interface Characteristics

#### **Table 11. SPI Control Interface Characteristics**

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
SCLK Frequency	f <sub>CLK</sub>		0	—	8	MHz
SCLK High Time	t <sub>HIGH</sub>		25	—		ns
SCLK Low Time	t <sub>LOW</sub>		25	—		ns
SDIO Input, SEN to SCLK ↑ Setup	t <sub>S</sub>		20	_		ns
SDIO Input to SCLK ↑ Hold	t <sub>HSDIO</sub>		10			ns
SEN Input to SCLK ↓ Hold	t <sub>HSEN</sub>		10	_	—	ns
SCLK ↑ to SDIO Output Valid	t <sub>CDV</sub>	Read	2	1	25	ns
SCLK ↑ to SDIO Output High Z	t <sub>CDZ</sub>	Read	2	ł	25	ns
SCLK, SEN, SDIO, Rise/Fall Time	t <sub>R</sub> , t <sub>F</sub>		ļ		10	ns



Figure 14. 3-Wire Control Interface Write Timing Diagram



Figure 15. 3-Wire Control Interface Read Timing Diagram



# **3 Register Definition**

#### Table 12. Interface Register Definition

#### (Default setting for 446.00625 MHz and 8 mV microphone sensitivity, IF = 137 kHz)

Address (DEC)	R/W	Default Setting	Sub- module		Description		
0	R	0xAx00	Common	15:0 8	Device ID, read only		
1	W/R	0x00000	Common	15	Channel spacing. 0: 12.5 kHz 1: 25 kHz FSK_AIR data rate.		
				14	1:2.4kbps		
02 – 15				RF/An	alog		
2	W	0x003C					
3	W	0x003C					
4	W	0x1000		15:1 3	VCO to LO divider number 0: 8; 1: 12; 2: 16; 3: 20; 4: 24		
5	W	0x1C80					
6	W	0xFFC0					
			$\left( \right)$	15	TX/RX digital low-drop regulator. 1: Enable0: Disable		
		0x7FFF (Idle)			14	TX/RX crystal oscillator. 1: Power down0: Power up	
					13	TX/RX central bias. 1: Power down 0: Power up	
			(Idle) W 0x8E7C (TX)	(Idle)	(Idle)		12
7	W 0x8E7C (TX)				11	RX RF. 1: Power down 0: Power up	
/		(TX)				1	10
		0x81BC	0x81BC (RX)	9	RX Audio. 1: Power down 0: Power up		
		(RX)		8	TX RF. 1: Power down 0: Power up		
				7	TX Audio. 1: Power down 0: Power up		
				6	RX AGC. 1: Power down 0: Power up		
8	W	0xDDDD			· · ·		
9	W	0x0F00					
10	W	0x2468					
11	W	0x0008					
12	W	0x080F					
13	W	0xC0D5					
16	W/R	0x54DF		Used f	for IF = 137 kHz at narrow band mode		



		Ì			
17 – 63			Digital Transmi tter		
17	W/R	0x1800	AUDIO	11	0: Enable digital compander 1: Disable digital compander
				15	Bypass Pre-emphasis (1)
				14	Bypass Frequency Inversion (1)
18	W/R	0xC160	AUDIO	11:0 9 <u>8</u>	PRE-emphasis/scrambling/ HPF order 3'd0: PRE->SCR->HPF 3'd1: PRE->HPF->SCR 3'd2: SCR->PRE->HPF 3'd3: SCR->HPF->PRE 3'd4: HPF->PRE->SCR 3'd5: HPF->SCR->PRE Others are not valid inputs Soft Limiter (1) or hard limiter (0)
19	W/R	0x0870		12.0	Audio limiter value -val ~ +val
20	W/R	0x0000	AUDIO	15:1 3	Inversion frequency 3'd0: 2700, 3'd1: 2800 3'd2: 2900, 3'd3: 3000 3'd4: 3100, 3'd5: 3200 3'd6: 3300_3'd7: 3400
04	R(15:8)	0×0000		15:0 8	Microphone signal level, scalar
21	W/R(7:0)	0x0020	AUDIO	5:0	Real time microphone gain, same unit as REG44[5:0]
				15	Enable VOX (1)
				14	Background noise detection speed 0: 1/65536, 1: 1/32768
				13	Speech detection speed 0: 1/512, 1: 1/256
22	W/R(15: 8) R(7:0)	0x3200	VOX	12:1 0	THD 3'd0: 2, 3'd1: 3, 3'd2: 4 3'd3: 6, 3'd4: 8, 3'd5: 12 3'd6: 16, 3'd7: 24
			9:08	VOX_DELAY 2'd0:100 ms, 2'd1:200 ms 2'd2:400 ms, 2'd3:800 ms	
				7:00	Back ground noise level BACK_LEVEL



				r	
					Enable TOT
				15	1: Enable
					0: Disable
					TOT time out timer (Unit: second)
23	W/R	0x2000	тот	14:1	3'd0: 0.5, 3'd1: 1, 3'd2: 2
	,	0.2000		2	3'd3: 4, 3'd4: 8, 3'd5: 16
					3'd6: 32, 3'd7: 64
				8:1	Microphone Energy Threshold for VOX
				0	1:vox_thrd_0(sin wave can trigger)
24	W/R	0x086C	DTMF	15:0 0	Low frequency; Unit: 0.3234 Hz
25	W/R	0x13BA	DTMF	15:0 0	High frequency; Unit: 0.3234 Hz
26		0,40000		15:1	Twist (Unit: dB); 4'd0: 0, 4'd1: 1
26	W/R	00000	DINF	2	1 dB per step, 4'd15: 15
27	\\//D	0×0000	EGK	15:0	Sync Word (Only be used in free
21	VV/IN	00000	1 SK	0	frame type)
				15:0 8	Address
		0x0000	FSK		Туре
28	W/R			7:00	8'd0: Type 0, 8'd1: Type 1
					8'd2: Type 2, 8'd3: Type 3
					8'd4: Type 4
					Others are not valid
				15:0	Size
29	W/R	0x0000	FSK	9	
	,			7:00	CRCA (Only be used in free frame
				45.0	type)
30	W	0x0000	FSK	15:0	Payload FIFO
				0 15:1	-
				3	FIFO Threshold
31	W/R	0x8000	FSK		FIFO needs refilling
	VV/IX	0,0000		12	1: Needs refilling
					0: No needs refilling
				3:00	Total words in write FIFO
				15	Enable scrambling (1)
32	WR	0x0000	FSK	14:0	Scrambling initial value
				8	
34	W/R	0x0740	SELCA	15:0	SELCALL tone Frequency
				0	Unit: 0.3234 Hz



36	W/R	0x8000	CTCSS	15 14:1 3	CTCSS mode 0: Use internal frequency table (Not supported yet) 1: Frequency set by user The high 2 bits of CTCSS frequency Phase change (Unit: Degree)		
				1:00	0: 0, 1: 120, 2: 180. 3: 240		
37	W/R	0x04D5	CTCSS	15:0 0	The low 16 bits of CTCSS frequency Unit: 0.0808 Hz		
				15	0: CDCSS is set by register 1: CDCSS symbol generated internal by low 9 bit of CDCSS code Shared by both TX and RX		
38	\\//P	0×5000	CDCSS	14	0: CDCSS not inversed 1: CDCSS inversed Shared by both TX and RX		
50	VV/IX	UXE000	CDCSS	13	0: 23 bits CDCSS 1: 24 bits CDCSS Shared by both TX and RX		
				11:0 0	High 12 bits of CDCSS if it has 24 bits or high 11 bits of CDCSS if it has 23 bits		
20		0×0012	CDCSS	11:0	Low 12 bits of CDCSS		
		00013	CDC33	0	Shared by both TX and RX		
				15	1: In-band signal exists 0: No in-band signal		
							14:1 3
10		020000	Transmi	12:0 9	In-band signal deviation 0.2~1.9 (8 is about 1.5 kHz deviation by default)		
40	VV/K	0,9020	tter	7	1: Sub-audible signal exists 0: No sub-audible		
				6	Sub-audible signal type 0: CTCSS 1: CDCSS		
				5:02	Sub-audible signal deviation 0.08~ 0.38 (8 is about 300 Hz deviation by default)		
				1:00	TX deviation expand factor 0:1 1:1.5 2:2 3:2.5		



				15:1 0	RAMP memory address
42	W/R	0x0000	RAMP	9:00	RAMP data
				RAMP	TABLE, should be written to address
				from 0	to 63, with linear up data
					RAMP up enable
				15	1: Enable
		0x403F		-	0: Disable
		(Idle)			RAMP down enable
				14	1: Enable
					0: Disable
43	W/R	0x803F	RAMP	5:03	RAMP up speed
		(TX)			3'd0: 0.16 ms
		0x403F (RX)			3'd1: 0.16*2 ms
					3'd6: 0.16*2^6 ms
				2:00	3'd7: 0.16*2^7 ms
					RAMP down speed, same as ramp up
					speed definition
					Audio AGC Enable (1)
				15	when AGC is enabled, gain will be
					set internally by AGC, else can be set
					AGC target lovel
				14:1	
11	\\//P	0x4430	AUD_A	2	03, 10, 29, 312, 413, 516, 6: -21 (Default) 7: -24 dBES
44	W/IN	UXAAJC	GC		AGC gain change mode
				11	1 (Default): fast mode
					0. slow mode
				r	Audio AGC set value 0.5 db each
				5:00	step
				Microp	hone AGC



				15:1 4	Time taken by the output signal decrease to the target level when the input signal is greater than the target level + HYS 0: 12.5 ms, 1: 25 ms, 2: 50ms (Default), 3: 100 ms (Step Mode 0) 0: 1.25 ms, 1: 2.5 ms, 2: 5 ms (Default), 3: 10 ms (Step Mode 1)
45	W/R	0x1F00	AUD_A GC	13:1 2	Time taken by the output signal increase to the target level when the input signal is smaller than the target level 0: 250, 1: 500 (Default), 2: 1000, 3: 2000 (Unit: ms, Step Mode 0) 0: 5, 1: 10 (Default), 2: 20, 3: 40 (Unit: ms, Step Mode 1)
				11:0 6	Maximum value of AGC gain, 063, Default is 63
				5:00	Minimum value of AGC gain, 063, Default is 32
64 – 111			Digital Receive r		
64	W/R	0x0000			
65	W/R	0x0000		15:1 4	CS Filter Configuration: 2'b11 Narrow Band, 2'b10 Wide Band, 2'b0x Auto Selection



		ſ		[	Demodulator output amplitude		
				1 '	125 kHz snace		
				15:1	12.3  KHZ  Space. 12.3  KHZ  Space.		
		1		4	0. 1/2, 1. 1, 2. 2, 3. 4		
				1 '			
		1			0: 1/4, 1: 1/2, 2: 1, 3: 2		
		1		12	Parallel Audio enable		
		1		11	Parallel DTMF enable		
		1				1 _ '	Parallel FSK enable (can't be set to
		1			10	1 with FSK air enable at the same	
		1		<u>ا</u> ــــــــــــــــــــــــــــــــــــ	time)		
			FM DF	9	Parallel SELCALL enable		
66	W/R	0xD083	M	1 '	Parallel FSK air enable (can't be set		
		1	141	8	to 1 with FSK enable at the same		
		1		<u> </u>	time)		
		1			1: Enable in-band signal receive		
		1		<u> </u>	0: Disable in-band signal receive		
		1			1: Enable sub-audible signal receive		
		1		4	0: Disable sub-audible signal receiver		
		1		0	Sub-audible signal type		
				3	0: CTCSS. 1: CDCSS		
					Is in-band signaling FSK AIR mode		
		1		2	1. Yes		
		1			0: No. determined by [6:5]		
			RSSISN R		SNR/RSSI undate period		
				15:1	$11 \cdot 125 \text{ ms} \cdot 10 \cdot 25 \text{ ms}$		
				4	01: 50 ms: 00: 100 ms		
67	W/R	0xDA1D		13.0	201. 30 ms, 00. 100 ms		
				3.0	SNR threshold for auto soft mute		
				6.00	RSSI threshold for auto soft mute		
				0.00	CS Filter Fir3 band Selection(Read		
			Ŧ	15	hack (/alua)		
					CNID involid		
				1/	SINK IIIvallu 1. SND recult is invalid		
					1. SINK result is invalid		
		Poady	Degigni	13.0	SND indicator 1 dB per step 0 is		
68	R	Only	R	13.0 8	minimum		
		Only					
				7	LINA ROOT		
		1		' '	1. LIVA yain should be set to 1		
		1		<b>└────</b> ′			
		1		6:00	RSSI indicator, 1 dB per step, 0 is		
		ļļ	!	<b>├</b> ────'			
		1		15			
		1		<u> </u>			
69	W/R	0x07FF	AFC	14:1	AFC control gain		
•••	W/K			3	0: 1/8, 1: 1/4, 2: 1/2, 3: 1		
				12:0 0	AFC threshold (Unit: Hz)		



				5	AFC rail 1: AFC indicator > AFC threshold 0: Else
70	R	0x0000	AFC	14	Link state 1: Link is active 0: Link is lost
				13:0 0	AFC residue frequency offset (Hz)
				13:0 8	SNR threshold for AFC
71	W/R	0x1E20		7	AFC Direction. 1: Inversed mode, 0: Normal mode
				6:00	RSSI threshold for AFC
				13	1: Bypass Frequency Inversion 0: Not Bypass
				12	1: Bypass De-emphasis 0: Not Bypass De-emphasis
72	W/R	0x2006	BB_FLT	9:07 2:00	HPF/ de-scrambling /de-emphasis execution order 3'b000: HPF->SCR->EMP 3'b001: HPF->EMP->SCR 3'b010: SCR->HPF->EMP 3'b011: SCR->EMP->HPF 3'b100: EMP->HPF->SCR 3'b101: EMP-> SCR->HPF RX volume control before DAC
				15	1: Hard Mute (Only affect when REG73[10]=0)
73	W/R	0x270D	AUDIO	10	Volume change speed 0: Normal, change to lower volume will be in slowly ramping down curve 1: Immediately
				3:00	Volume 4'd0: -39dB, 4'd1: -36dB 3 dB per step 4'd15: 6 dB
74	W/R	0x0000	AUDIO	15:1 3 7:00	Inversion frequency (Unit: Hz) 3'd0: 2700, 3'd1: 2800 3'd2: 2900, 3'd3: 3000 3'd4: 3100, 3'd5: 3200 3'd6: 3300, 3'd7: 3400 BX AUDIO LEVEL (Bead only)
1			1	1.00	INA_AODIO_LEVEL (Neau Only)



				15:0 5	DTMF detection speed Suggest
				0	DTMF_MARGIN1 mode
				2	0: 0-6.3%
					1: 0-63 Hz
75	W/R	0x7A80	DTMF		DTMF_MARGIN2 mode
				1	0: 0-6.3%
					1: 0-63 Hz
					DTMF MARGIN3,
				0	0: 5 ms; 1:10 ms
					DTMF_MARGIN1
				15:1	0: 0% or 0 Hz
				0	0.1% or 1 Hz per step
					63: 6.3% or 63 Hz
				0.04	DTMF MARGIN2
76	W/R	0xE204	DTMF	9:04	Same definition as DTMF_MARGIN1
				2	1: Use match condition 1
				1	1: Use match condition 2
				0	0: Use set frequency as reference
					1: Use detected frequency as
					reference
					DTMF_TABLE
				15:1 2	DTMF symbol address
					DTMF Symbol frequency band
((	VV	0x0000		11	0: low band, 1: high band
				10.0	DTMF symbol low band or high band
				10:0	tone frequency
				0	Unit: 1.0347 Hz
					0: DTMF symbol frequency uses
				15	internal table (Not supported yet)
				10	1: DTMF symbol frequency is set by
78	W/R	0x800F	DTMF		user
				7:04	Address of found DTMF symbol
				3:00	DTMF symbol numbers in search table
				15:0	Address
79	R	0x0000	FSK	8	Tura
				15:00	гуре
80	R	0x0000	FSK	15.0	Size
	- •			7:00	CRCA (Only used in free frame type)
0.1		0.0000		15:0	Symbol detection speed
81	W/R	0xB200	FSK	5	Suggest value: 1424
00		0,0000		15:0	
82	К	00000	FOK	0	Payload FIFU



				15:1 3	FIFO Threshold
				12	FIFO needs reading out
				5	Free format type
					CRCB OK
83	W/R	0x8000	FSK		1: No error in payload
				4	0. Error in payload will be
					automatically updated at the end of
					new RX packet
				3:00	Total words in read FIFO
				15:0	SELCALL detection speed
				5	Suggest value: 2018
					MARGIN 1 mode
				2	0: 0-6.3%
0.4		0.50 40	SELCA		1: 0-63 Hz
84	W/R	UXFC40	LL		MARGIN2 mode
				1	0: 0-6.3%
					1: 0-63 Hz
					MARGIN3
				U	0: 5 ms, 1: 10 ms
				15:1	MARGIN1
				9.04	MARGIN2
			SELCA	2	1: Use match condition 1
85	W/R	0x70A6		1	1: Use match condition 2
					0: Use set frequency as reference
				0	1: Use detected frequency as
					reference
				15:1	
96	10/	0x03A0	SELCA LL	2	SELCALL Symbol Address
00	vv			11:0	SELCALL symbol frequency
				0	Unit: 0.6467 Hz
			×		0: SELCAL symbol frequency uses
				15	internal table (Not supported yet)
				10	1: SELCALL symbol frequency is set
					by user
					HPF_BYPASS
87	W/R	0x800F	SELCA	14	0: No bypass
			LL		1: Bypass
				13	1: Found symbol is lost
				7:04	The address of found SELCALL
				3:00	SELCALL SYMDOL NUMDERS IN SEARCH
		1	1	I	lable



89	W/R	W/R 0xFF81 CTCSS		15:0 4 2	CTCSS detection speed, for example: 0xFF8 for high sensitivity and >1 second response time 0xF7A for normal sensitivity and <100 ms response time MARGIN 1 mode 0: 0-6.3% 1: 0-63 (Unit: 0.1616 Hz) MARGIN2 mode
				1 0	0: 0-6.3% 1: 0-63 (Unit: 0.0404 Hz) MARGIN3 0: 20 ms, 1: 40 ms
				15:1 0	MARGIN1
				9:04	MARGIN2
90	W/R	0x7D26	CTCSS	2	1: Use match condition 1
50	VV/IX	01020	01000	1	1: Use match condition 2
					0: Use set frequency as reference
				0	1: Use detected frequency as
				0700	reference
				CICS	S TABLE
91	W	0x0000	CTCSS	15:1 3	CTCSSS symbol address
				12:0	CTCSSS symbol frequency
				0	Unit: 0.0404 Hz
				15	0: CTCSS symbol frequency uses internal table (Not supported yet) 1: CTCSS symbol frequency is set by user
92	W/R	0x8000	CTCSS	14	1: Bypass HPF
				13	1: Found CTCSS symbol is lost
			· ·	7:04	The address of found CTCSS symbol
				2:00	CTCSS symbol numbers in search table
				8	CDCSS detected phase, 0: Normal 1: Invert phase
93	W/R	0x0000	CTCSS CDCSS	1:00	CTCSS detect phase change 0: 0° 1:120° 2:180°
					3: Reserved
				15	1: Bypass HPF
				11	Parallel CTCSS receive enable (1)
94	W/R	0x8C00	CDCSS	10	Parallel CDCSS receive enable (1)
				1	1: CDCSS code lost match
				0	1: CDCSS code is matched



101	R	Read Only	RF	15:0 8	AGC_H; IF RSSI high level indicator
		AGC		7:00	AGC_L; IF RSSI low level indicator
102	R	Read Only	Ex-band Noise	12:0 0	Baseband out-of-band noise level
103	R	Read Only	Ex-band Noise	12:0	Ex-Band Noise Average Level
106	\\//P	0×0000		13	Link-Loss interrupt select(REG116[6]) 1 : Ex-Noise 0: RSSI_SNR
100		0,0000		12:0	Ex-Band Noise Average High threshold
				15	RF AGC disable 0: Enable RF AGC 1: Use manually set value
108	W/R	0x01F0	RF AGC	8	LNA gain manually set value 1: High gain, 0: low gain
				7	IF filter bandwidth
				6:04	PGA manually set value, valid from 0 to 0x7, 3 dB per step
110	W/R	0x0022	RF AGC	RF AG	C gain compensation
112-119	W/R		Control and Interrupt		
		0xA000 (Idle)		15	Power up digital section (1), Power down digital section (0)
		0xE000 (TX) 0xA000 (RX)	Operati on Control	14	Digital logic operation mode
112	W/R			14	1: TX mode, 0: RX mode
				13	1: Normal work, 0: Software reset, it will not reset interface registers
				4:00	Should be set to 0 always
113	W/R	0x553D	Frequen cy control	15:0 0	High 16 bits of First Channel Frequency 137 kHz IF for 462.5625 MHz narrow band(0x4553D)
			Frequen		Low 16 bits of First Channel



				15	1: Enable interrupt
				15	0: Disable all interrupt
				11	Enable FSK transmit success
				14	interrupt
				10	Enable FSK transmitter FIFO need fill
				15	interrupt
				10	Enable FSK head receive success
				12	interrupt
				11	Enable FSK receiver FIFO need read
					interrupt
				10	Enable DTMF receive interrupt
			Intorrupt	9	Enable SELCALL receive interrupt
115	W/R	0x0000	MASK	8	Enable CTCSS receive interrupt
			MAON	7	Enable CTCSS tone loss interrupt
				6	Enable link lost interrupt (RSSI and
				0	SNR are less than their threshold)
				5	Enable CDCSS receive interrupt
				4	Enable CDCSS code lost match
				т	interrupt
				3	Enable VOX voice detected interrupt
				2	Enable TOT time out interrupt
				1	Enable FSK receive complete
					interrupt
				0	CTCSS phase change interrupt
					enable
				15	1: Reset all flags to zeros
				14	FSK transmit success interrupt
			Interrupt flags (Active high)	13	FSK transmitter FIFO need fill
				10	interrupt
				12	FSK head receive success interrupt
				11	FSK receiver FIFO need read
				10	Interrupt
			Set by	10	DIMF receive interrupt
			hardwar	9	SELCALL receive interrupt
116	W/R	0x0000	e and	8	CTCSS receive interrupt
	, in the second s	UNUCCUU	reset by	7	CTCSS tone loss interrupt
			softwar	6	Link lose interrupt
			e (write	5	CDCSS receive interrupt
			1 WIII	4	CDCSS code lost match interrupt
			interrunt	3	VOX voice detected interrupt
			hit to 0)	, j	(Can only be cleared in TX mode)
				2	TOT time out interrupt
				۷	(Can only be cleared in RX mode)
				1	FSK receive complete interrupt
				0	CTCSS phase change interrupt



				12	1: Loop TX in-band signal to RX audio path	
				4.0	0: Normal IF, low side injection	
				10	1: Opposite IF, high side injection	
					GPIO2 mode control	
117	W/R	0x0000	GPIO		00: as input	
				5:04	01: output low	
					10: output high	
					11: reserved	
				3:02	GPIO1 mode control, as GPIO2	
				1:00	GPIO0 mode control, as GPIO2	
				2	GPIO2 input value	
118	118 R 0x0000	0x0000	GPIO	1	GPIO1 input value	
			0	GPIO0 input value		
				FSK bi	FSK bit rate setting =	
122	W/R	0x46A3	FSK	referer	nce_clock/bit_rate	
				Defaul	t is: 21.7e6/1200	
		0x0002	CDCSS	MSB 2	bits of CDCSS bit rate setting =	
123	W/R			referenc_clock/bit_rate		
				Defaul	t is: 21.7e6/134.4	
101		07000	00000	LSB 10	b bits of CDCSS bit rate setting =	
124	VV/K	0x76B2	CDCSS	referenc_clock/bit_rate		
				Defaul	Threshold for glitch guiles	
105	\\//D	0,0000	Squalah	8	1 a/4pi 0: pi/2	
125	VV/K	00000	Squeich	7:00	Clitch counter (ready only)	
				7.00	Gillen counter (ready only)	
			Frequen	4	operation band	
126	W/R	0x0048	су		TX deviation gain control	
			control	3:00	0.1/8.1.2/8.15.2	
			Frequen	IF cons	stant different for each operation band	
127	W/R	0xA9BF	CV	For 88	kHz IF and 409.75 MHz narrow	
	VV/1X	UNHSDI	control	band(C	0x6D08)	



# 4 Pin Assignment





Table 13. BK4813 4mmx4mm 2	<b>4-Pin Definition</b>
----------------------------	-------------------------

Pin #	Name	Direction	Function
1	VCCRF	Input	Power Supply, 2.4 V~ 3.6 V
2	VDDRF	Input	LNA regulator output, with decoupling capacitor to ground.
3	LNAIN	Input	LNA input
4	PAOUT	Output	PA output
5	VCCPA	Input	Power supply to PA regulator, 2.4 V~ 3.6 V
6	VCCA	Input	Power supply to audio regulator, 2.4 V~ 3.6 V
7	MICIN	Input	Microphone input
8	EARO	Output	Earpiece output
9	IFON	Output	Test pin. Should be floating
10	AUDOP	Output	Output of TX audio PGA
11	CDVDD	Output	Digital regulator output, with decoupling capacitor to ground
12	VBATD	Input	Power supply, 2.4 V to 3.6 V
13	SCK	Input	SPI clock
14	SCN	Input	SPI enable
15	SDATA	I/O	SPI data
16	INTN	Output	Interrupt Signal to MCU
17	GPIO1	I/O	GPIO1
18	DCS	Output	DCS output, for software DCS decoding
19	XTALN	Output	Crystal oscillator port, output
20	XTALP	Input	Crystal oscillator port, input
21	VCCXTAL	Input	Power Supply, 2.4 V~ 3.6 V
22	VCCPLL	Input	Power Supply, 2.4 V~ 3.6 V
23	NC		
24	VDDVCO	Output	VCO regulator output, with decoupling capacitor to ground.



# **5** Typical Application Schematic



Figure 17. BK4813 Application



# 6 Package Information

QFN4x4 24pinpackageis available for BK4813. Detail information of the package follows:





Parameter	Min	Тур	Max	Unit
A	0.70	0.75	0.80	mm
A1	0.00	-	0.05	mm
A3		mm		
D	3.95	4.00	4.05	mm
E	3.95	4.00	4.05	mm
b	0.20	0.25	0.30	mm
L	0.35	0.40	0.45	mm
D2	2.30	2.45	2.55	mm
E2	2.30	2.45	2.55	mm
е		0.50 REF		mm

Table 44	OFN ANA	04 Dim	Deckers	dimensione
Table 14.	QFN 4X4	24 PIN	Package	aimensions



# Soldering layer content

Content	width	unit
Ni	0.5-2.0	um
Pd	0.02-0.15	um
Au	0.003-0.015	um

# **Storage Caution**

- 1. Calculated shelf life in vacuum sealed bag 12 months at<40°C and 90% relative humidity(RH).
- 2. Peak package body temperature 260°C.
- 3. After vacuum sealed bag is opened ,devices that will be subjected to reflow solder or other high temperature process must
  - a) Mounted within 168 hours of factory conditions<40°C/60%.
  - b) Stored at 10% RH.



# 7 Tape and Reel Information

All dimensions are in millimeters by default.

## 7.1 Tape Information

The figure below shows the dimensions of the tape for the BK4813 QFN.



<u>Section A - A</u>

Figure 19. Tape Dimensions

A <sub>0</sub>	B <sub>0</sub>	K <sub>0</sub>	Unit	Notes
4.35	4.35	1.1	mm	<ol> <li>10 sprocket hole pitch cumulative tolerance ±0.2.</li> <li>2. Camber in compliance with EIA 481.</li> <li>3. Pocket position relative to sprocket hole measured as true position of pocket, not pocket hole.</li> </ol>



## 7.2 Cover Information



Figure 20. Cover Dimensions

#### Note:

- 1. Reel to contain 300 meters of splice free material.
- 2. Material: Polyester film with antistatic coating and adhesive coating.
- 3. Color: Transparent, natural



# 7.3 Reel Information



#### Figure 21. Reel Dimensions

Nominal Hub Width	W1	+0.6mm -0.4mm	W2 MAX	а	b	Unit
12		12.8	18.2	1.5	96.5	mm



# 8 Solder Reflow Profile



Figure 22. Classification Reflow Profile

Profile Feature		Specification	
Average Ramp-Up Rate (tsmax to tp)		3°C/second max.	
	Temperature Min (Tsmin)	150°C	
Pre_heat	Temperature Max (Tsmax)	200°C	
	Time (ts)	60-180 seconds	
Time Maintained	Temperature (TL)	217°C	
above	Time (tL)	60-150 seconds	
Peak/Classification Temperature (Tp)		260°C	
Time within 5°C of Actual Peak Temperature (tp)		20-40 seconds	
Ramp-Down Rate 6		6°C/second max.	
Time 25°C to Peak Temperature 8		8 minutes max.	

# **RoHS Compliant**

The product does not contain lead, mercury, cadmium, hexavalent chromium, PBB&PBDE content in accordance with directive 2002/95/EC(RoHS).

# **ESD Sensitivity**

Integrated circuits are ESD sensitive and can be damaged by static electricity. Proper ESD techniques should be used when handling these devices.





# 9 Order Information

Part number	Package	Packing	MOQ (ea)
BK4813QB	QFN	Tape Reel	3 k

Remark: MOQ: Minimum Order Quantity



# **10 Additional Reference Resources**

- User Guide
- Application Notes Programming Guide

Proprietary and Confidential



# **11 Revision History**

Version	Change Summary	Date	Author
Rev.0.1	Initial draft	2013/11/01	PH
Rev.0.2	Modify <i>Electrical Specification</i> according to the test results.	2014/01/01	PH
Rev 0.3	Updated register setting about TX audio.	2014/02/17	PH
Rev 1.0	Formal release.	2014/02/21	PH
Rev 1.1	Add the figure illustration about pre-emphasis, high- pass filter and low-pass filter in TX baseband.	2014/03/11	PH
Rev 1.2	Modify Contact Information in section 12.	2014/12/04	PH
Rev 1.3	Add detailed register description about TX audio part	2015/02/09	PH
Rev 1.4	Update PIN assignment	2015/03/20	PH
	opdate the frequency coverage of the synthesizer		



# **12 Contact Information**

Beken Corporation Technical Support Center

Website: www.bekencorp.com Email: info@bekencorp.com

Shanghai Headquarters:Building 41, Capital of Tech Leaders, 1387 Zhangdong Road, Zhangjiang High-Tech Park,Pudong New District, Shanghai, ChinaPhone:86-21-51086811, 60871276Fax:86-21-60871277Postal Code:201203

Shenzhen Branch:Room 310, HKUST SZ IER Building, No. 9 Yuexing 1st Rd.,Nanshan Hi-Tech Park, Shenzhen, ChinaPhone:86-755-2655 1063Postal Code:518057

Taipei Branch: 2F.-1, No.49, Ln.35, Jihu Rd., Neihu Dist., Taipei City, Taiwan Phone: 886-2-26275780