

Data Sheet

BIT1625

10-Bit Digital Video Decoder
with
OSD and T-CON

Version: A0

在接觸此份文件之任何內容以前，請詳細閱讀下開聲明。一旦此份文件揭露予接收者，該接收者即被推定為同意下開聲明。

請注意：

首按，任何在此文件中由碩韻科技股份有限公司（下稱 BiTEK）所提供之資訊，係被合理認為應屬正確及可被信賴；BiTEK 保留在不通知接收者之情形下逕行修正此文件之權利。此份文件之接收者與 BiTEK 之間，不因此份文件之存在而得被推定或視為締結任何契約上之關係。

次按，BiTEK 不因此份文件之參照而被推定需要擔負任何形式之責任，BiTEK 不擔保應用或參照此份資料中所描述之電路不致侵害任何既存或尚未核准之第三人專利權；任何在此份文件中被描述之電路皆不構成任何明示或默示之授權以供接收者進行製造、使用或販賣相關技術及產品之權利。

再按，在此份文件中被描述或涉及之產品，並非設計用於終身使用之裝置、設備或系統中，在前開不當之使用方式下，產品故障導致之人身傷害是可以合理被預期的。BiTEK 之客戶若

以上開目的使用或販賣產品者，除應自行承擔相關風險外，亦應完全賠償或補償 BiTEK 因此所生之任何損害或損失。

未按，任何在此份文件中被提供之資訊，皆屬 BiTEK 之財產且應以高度機密處理之；對於前開資訊，任何未經 BiTEK 事前書面授權之散佈、揭露、複製、變更型態或其他方式之使用，不論為全部或一部，皆被嚴格禁止。此份文件之接收者，對於其違反 BiTEK 保密要求之行為所導致之任何損失，皆應無條件對 BiTEK 負擔損害賠償或損失補償之責任。又，此份文件之接收者，若在接收此份文件之同時，並無明示表達對於前揭文字之反對立場，則應被視為同意遵循 BiTEK 之保密要求；若此份文件之接收者，於接收文件之同時明確表達反對之立場者，則應立即歸還此份文件予 BiTEK。-Version A4

Preliminary

 BiTEK

Content

| | | |
|--------|---|----|
| 1 | General Description | 1 |
| 2 | Features..... | 1 |
| 2.1 | General | 1 |
| 2.2 | Input | 1 |
| 2.3 | Output | 1 |
| 2.4 | Interface | 2 |
| 2.5 | OSD | 2 |
| 2.6 | Power Management..... | 2 |
| 2.7 | Package | 2 |
| 3 | Order Information | 3 |
| 4 | Block Diagram | 3 |
| 5 | Pin Definition..... | 4 |
| 6 | Functional Description | 7 |
| 6.1 | Version Control | 7 |
| 6.2 | Interrupt Function..... | 7 |
| 6.3 | Double Buffer | 10 |
| 6.4 | Pad Type Setup | 11 |
| 6.5 | GPO (General Purpose Output) Function | 12 |
| 6.6 | System Enable and Reset | 12 |
| 6.7 | Clock Domain Systems..... | 13 |
| 6.8 | Panel Timing Setup..... | 15 |
| 6.9 | Output Data Path | 16 |
| 6.10 | Special Output Setup | 17 |
| 6.11 | Special Timing Adjustment..... | 18 |
| 6.11.1 | Synchronization Timing..... | 18 |
| 6.11.2 | Two-Fields Synchronization Timing | 18 |
| 6.12 | TCON Function | 19 |
| 6.13 | TCON Clock Mode..... | 21 |
| 6.14 | Display Layer | 21 |
| 6.15 | Background 2 | 22 |
| 6.16 | Background 1 and Test Pattern Setup | 22 |
| 6.17 | Auto Blank Screen | 23 |
| 6.18 | Input Image Window Setup | 23 |
| 6.19 | Input Data Path Setup | 24 |
| 6.20 | Input Mode Selection | 26 |
| 6.21 | Auto Switch | 27 |

硕顿科技 BiTEK
管 制
October 17, 2008
DCC CONTROLLED

| | | |
|---------|---|----|
| 6.22 | Display Window Setup | 27 |
| 6.23 | Scaling Engine | 28 |
| 6.23.1 | Horizontal Scaling Down Engine..... | 28 |
| 6.23.2 | Horizontal Scaling UP Engine | 29 |
| 6.23.3 | Vertical Scaling Engine | 30 |
| 6.24 | Timing Adjustment | 31 |
| 6.25 | Image Enhancement..... | 32 |
| 6.25.1 | Post-Processing Brightness and Contrast Adjustment..... | 32 |
| 6.25.2 | Pre-Processing Brightness and Contrast Adjustment..... | 33 |
| 6.25.3 | Sharpness Process | 33 |
| 6.25.4 | Saturation and Kill Color Process | 34 |
| 6.25.5 | Chroma Transient Improvement (CTI)..... | 34 |
| 6.25.6 | Color Space Conversion | 34 |
| 6.25.7 | LUT Gamma Correction | 35 |
| 6.25.8 | Dither..... | 35 |
| 6.25.9 | DAC Correction | 35 |
| 6.25.10 | Clamp and Linear Mapping | 36 |
| 6.26 | PWM Function | 37 |
| 6.27 | Video Decoder | 38 |
| 6.27.1 | Video Decoder Feature | 38 |
| 6.27.2 | Video Decoder Architectures..... | 39 |
| 6.27.3 | Video Decoder Adjustment..... | 39 |
| 6.27.4 | Synchronization Process | 41 |
| 6.27.5 | VBI Data Slicer..... | 42 |
| 6.27.6 | Source Detection..... | 42 |
| 6.27.7 | Luminance Process..... | 43 |
| 6.27.8 | Chroma Process | 44 |
| 6.27.9 | Comb Filter Process | 45 |
| 6.27.10 | AGC and ACC Process | 47 |
| 6.27.11 | AFE and PLL Control | 50 |
| 6.27.12 | Input Path Selection | 51 |
| 6.27.13 | Standard Setting and Detection | 52 |
| 6.28 | Video Decoder Status Register..... | 53 |
| 6.29 | 3-Channel Video DAC..... | 55 |
| 6.30 | OSD Function | 56 |
| 6.30.1 | OSD Windows Function..... | 56 |
| 6.30.2 | OSD Memory Mapping..... | 57 |
| 6.30.3 | OSD Windows Attributes..... | 61 |

硕顿科技 BITEK
管 制
October 17, 2008
DCC CONTROLLED

| | | |
|--------|--|----|
| 6.30.4 | OSD Windows Overlap Selection | 65 |
| 6.30.5 | OSD User Programmable RAM Selection | 65 |
| 6.30.6 | OSD Clock Control..... | 67 |
| 6.30.7 | OSD Built-In Fixed Font | 67 |
| 6.31 | Timer | 68 |
| 6.32 | IR Decoder Function..... | 69 |
| 6.33 | GPI and KEY Function..... | 70 |
| 6.34 | PLL and OSC Pads..... | 71 |
| 6.35 | Auto Detection | 72 |
| 6.35.1 | PCLK Base SYNC Detection | 72 |
| 6.35.2 | XCLK Base HSYNC Detection..... | 72 |
| 6.35.3 | Mode Change Detection | 72 |
| 6.35.4 | Mode Type Detection | 72 |
| 6.35.5 | Even/Odd Type Detection | 72 |
| 6.35.6 | Data Enable Signal Detection | 72 |
| 6.35.7 | No Signal Detection | 72 |
| 7 | User Interface | 74 |
| 7.1 | Options Pins..... | 74 |
| 7.2 | Master Mode – Script MCU | 76 |
| 7.2.1 | Architecture | 76 |
| 7.2.2 | Instruction Set | 78 |
| 7.2.3 | Start and Interrupt | 81 |
| 7.2.4 | Serial EEPROM and ROM Space Mapping | 81 |
| 7.2.5 | Serial EEPROM Write Protection and Power Monitor | 82 |
| 7.2.6 | Watch Dog Timer..... | 83 |
| 7.2.7 | Second TWSI for Multi-Processor Communication | 83 |
| 7.2.8 | TWSI Write/Read | 83 |
| 7.2.9 | SPI Interface | 83 |
| 7.2.10 | Debug Mode..... | 83 |
| 7.3 | Slave Mode | 84 |
| 7.3.1 | BiTEKbus Protocol | 84 |
| 7.3.2 | TWSI Protocol | 85 |
| 8 | Timing Diagram | 87 |
| 8.1 | Hardware Reset | 87 |
| 8.2 | Clock and Interrupt | 87 |
| 8.3 | Input Signal | 87 |
| 8.4 | Output Signal | 88 |
| 9 | Electrical Characteristic | 89 |

硕顿科技 BiTEK
管 制
October 17, 2008
DCC CONTROLLED

| | | |
|------|-------------------------------------|----|
| 9.1 | Absolute Maximum Rating..... | 89 |
| 9.2 | Recommend Operating Condition | 89 |
| 9.3 | DC Electrical Characters | 89 |
| 10 | Soldering Information | 90 |
| 10.1 | Reflow Soldering..... | 90 |
| 10.2 | Wave Soldering..... | 90 |
| 10.3 | Manual Soldering | 90 |
| 11 | Package Information..... | 91 |

BiTEK Confidential
For Your Reference ONLY



Table

| | | |
|------------|---|----|
| Table 5-1 | BIT1625 Pin Definition..... | 4 |
| Table 5-2 | PAD Type Definition..... | 6 |
| Table 6-1 | Version Control Register..... | 7 |
| Table 6-2 | Interrupt Source and Flags | 7 |
| Table 6-3 | Interrupt Controller Register | 8 |
| Table 6-4 | Video Decoder Lock Source for Interrupt Selection | 9 |
| Table 6-5 | Double Buffer Register | 10 |
| Table 6-6 | Output Tri-State Control Register | 11 |
| Table 6-7 | Pad Pull Up or Down Control Register | 11 |
| Table 6-8 | General Purpose Output Register | 12 |
| Table 6-9 | General Purpose Output Pads Setup Table | 12 |
| Table 6-10 | Clock Domain System Register..... | 13 |
| Table 6-11 | Panel Timing Setup Register | 15 |
| Table 6-12 | Output Data Path Register | 16 |
| Table 6-13 | Special Output Setup | 17 |
| Table 6-14 | Special Timing Adjust Register | 18 |
| Table 6-15 | TCON Function Register | 19 |
| Table 6-16 | TCON Clock Mode Register | 21 |
| Table 6-17 | Background 2 Register | 22 |
| Table 6-18 | Background and Test Pattern Register | 22 |
| Table 6-19 | Blank Screen Register..... | 23 |
| Table 6-20 | Input Crop Register | 24 |
| Table 6-21 | Input Data Path Register | 24 |
| Table 6-22 | Input Mode Selection Register | 26 |
| Table 6-23 | Auto Switch Register | 27 |
| Table 6-24 | Display Windows Register | 27 |
| Table 6-25 | Horizontal Scale Down Register | 28 |
| Table 6-26 | Horizontal Scaling UP Register | 29 |
| Table 6-27 | Vertical Scaling Down Register | 30 |
| Table 6-28 | Timing Adjust Register | 31 |
| Table 6-29 | Post-Processing Brightness and Contrast Register | 32 |
| Table 6-30 | Pre-Processing Brightness and Contrast Register | 33 |
| Table 6-31 | Sharpness and Smoothness Process Register | 33 |
| Table 6-32 | UV Domain Register | 34 |
| Table 6-33 | Chroma Transient Improvement Register | 34 |
| Table 6-34 | Color Space Converter Register | 34 |

硕顿科技 BITEK
管 制
DCC CONTROLLED

October 17, 2008

| | |
|---|----|
| Table 6-35 LUT Gamma Register..... | 35 |
| Table 6-36 Dither Register..... | 35 |
| Table 6-37 DAC Correction Register | 35 |
| Table 6-38 Clamp and Linear Mapping Register..... | 36 |
| Table 6-39 PWM Function Register..... | 37 |
| Table 6-40 Color Adjustment Register..... | 39 |
| Table 6-41 Sharpness and Smoothness Process Register..... | 39 |
| Table 6-42 UV Domain Register..... | 40 |
| Table 6-43 Chroma Transient Improvement Register | 40 |
| Table 6-44 Synchronization Process Register..... | 41 |
| Table 6-45 VBI Data Slicer Process Register..... | 42 |
| Table 6-46 Source Detection Process Register | 42 |
| Table 6-47 Luminance Process Register..... | 43 |
| Table 6-48 Chroma Process Register | 44 |
| Table 6-49 Comb Filter Process Register..... | 45 |
| Table 6-50 AGC Control Register..... | 47 |
| Table 6-51 ADC Control Register..... | 50 |
| Table 6-52 Analog Input Path Register..... | 51 |
| Table 6-53 Analog Input Selection..... | 51 |
| Table 6-54 Standard Setting and Detection Register | 52 |
| Table 6-55 Video Decoder Status Register | 53 |
| Table 6-56 3-Channel Video DAC control interface register | 55 |
| Table 6-57 3-Channel Video DAC register | 55 |
| Table 6-58 OSD Windows Register..... | 56 |
| Table 6-59 OSD Memory Mapping Table | 60 |
| Table 6-60 OSD Windows Attribute Register..... | 61 |
| Table 6-61 OSD Windows Overlap Selection..... | 65 |
| Table 6-62 User Programmable RAM Selection | 65 |
| Table 6-63 OSD Clock Setting Register | 67 |
| Table 6-64 Timer Register | 68 |
| Table 6-65 IR Pulse Detection Register | 69 |
| Table 6-66 GPI and KEY Register | 70 |
| Table 6-67 PLL Register | 71 |
| Table 6-68 Auto Detection Register..... | 73 |
| Table 7-1 Options Pins Setup..... | 74 |
| Table 7-2 TWI Speed..... | 76 |
| Table 7-3 Register and Address Index | 76 |
| Table 7-4 Instruction Set..... | 78 |

硕顿科技 BITEK
管 October 17, 2008 制
DCC CONTROLLED

| | |
|--|----|
| Table 7-5 Instruction Format..... | 80 |
| Table 7-6 Start and Interrupt..... | 81 |
| Table 7-7 TWSI Protocol Device Address | 85 |

**BiTEK Confidential
For Your Reference ONLY**



Figure

| | |
|---|----|
| Figure 4-1 BIT1625 Architecture | 3 |
| Figure 5-1 Pin Configuration | 4 |
| Figure 6-1 Interrupt Function Block | 9 |
| Figure 6-2 Double Buffer Function | 10 |
| Figure 6-3 Hardware Reset Waveform..... | 12 |
| Figure 6-4 Panel Timing Setup..... | 15 |
| Figure 6-5 Output Data Path Selection | 17 |
| Figure 6-6 Synchronization Timing | 18 |
| Figure 6-7 Two-Fields Synchronization Timing | 18 |
| Figure 6-8 Display Layer | 21 |
| Figure 6-9 Free Run and Background..... | 23 |
| Figure 6-10 Input Window Setup..... | 24 |
| Figure 6-11 Input Data Path Setup | 25 |
| Figure 6-12 Display Window Setup | 27 |
| Figure 6-13 Scaling Function | 28 |
| Figure 6-14 Timing Adjustment VREF Information..... | 32 |
| Figure 6-15 Image Enhancement..... | 32 |
| Figure 6-16 Linear Mapping | 36 |
| Figure 6-17 DAC Clamp | 36 |
| Figure 6-18 PWM Function | 38 |
| Figure 6-19 Video Decoder Block Diagram..... | 39 |
| Figure 6-20 Synchronization Process | 41 |
| Figure 6-21 Chroma Process Function Block | 44 |
| Figure 6-22 AGC and Clamp Pulse..... | 47 |
| Figure 6-23 AGC Control Selection | 47 |
| Figure 6-24 Input Path..... | 51 |
| Figure 6-25 Field Type Selection | 52 |
| Figure 6-26 Color Standard Selection | 52 |
| Figure 6-27 OSD Windows Setup | 57 |
| Figure 6-28 OSD Memory Mapping | 58 |
| Figure 6-29 Palette RAM Example | 59 |
| Figure 6-30 OSD User Programmable Font RAM..... | 59 |
| Figure 6-31 OSD Color Font RAM | 60 |
| Figure 6-32 OSD Windows Attribute | 64 |
| Figure 6-33 OSD Windows Overlap | 65 |
| Figure 6-34 Fixed Font | 67 |



| | |
|---|----|
| Figure 6-35 Timer Mode 0 (Circulation) | 68 |
| Figure 6-36 Timer Mode 1 (One-Shot) | 68 |
| Figure 6-37 Long Key Process | 70 |
| Figure 6-38 PLL Frequency Formula..... | 71 |
| Figure 7-1 Slave Mode | 74 |
| Figure 7-2 Master Mode with Single 24C16 | 75 |
| Figure 7-3 Master Mode with Single 24C32 | 75 |
| Figure 7-4 BIT1625 Script Controller Addressing Space..... | 82 |
| Figure 7-5 Bitek Serial Interface Bus – Extension Mode..... | 84 |
| Figure 7-6 TWSI Read/Write Mode | 86 |

BiTEK Confidential
For Your Reference ONLY



1 General Description

BIT1625 是結合 T-CON 與 OSD 的一個高性能單晶片數字式視訊解碼器。視訊解碼器解譯普遍使用的 NTSC/PAL/SECAM 影像內容。投向 BIT1625 的信號包括類比視訊 CVBS 和 Y/C。類比/數字轉換器的自動增益控制 (AGC) 功能加強了處理微弱和失真信號的能力。卓越的 2D 梳型濾波器和先進的 CTI 處理使顯示顏色更加清楚，圖像更加自然。可編程序的時序控制 (TCON) 讓 BIT1625 系統可使用大多數普及的 LCD 屏。可編程序的亮度、對比和色飽和度以及內含的伽瑪校正讓用戶自由地調整顯示的顏色。嵌入式 OSD 使系統設計師非常容易開發出簡單易用使用者介面。先進的顯示格式控制器能非常順利地轉換 4:3 顯示成 16:9。BIT1625 可以用在一臺傳統手持式 LCD 顯示器。以其卓越的影像處理表現，使用在車用 TV/導航系統和便攜式的 AV 系統也是適當的。

2 Features

2.1 General

- No external memory required
- Two 10-bit video CMOS Analog-to-Digital Converters (ADCs) in differential CMOS style for best S/N-performance
- Fully programmable static gain or automatic gain control (AGC) the selected CVBS or Y/C channel : 0~12db (Analog) and 0~18db (Digital)
- Automatic Clamp Control (ACC) for CVBS, Y and C
- On-chip clock generator
- L-lock system clock frequencies
- Digital PLL for synchronization and clock generation from all standards and non-standard video sources e.g. consumer grade VTR
- Requires only one crystal (24.576 MHz) for all standards
- Automatic detection of 50 and 60 Hz field frequency, and automatic switching between PAL and NTSC standards
- Accepts NTSC (J, M, 4.43), PAL (60, B, D, G, H, I, M, N), and SECAM (B, D, G, K, K1, L) video signal
- User programmable luminance peaking or aperture correction
- Adaptive 3/5-line comb filter for two dimensional chrominance/luminance separation
- PAL delay line for correcting PAL phase errors
- Multi-standard VBI-data slicer including closed caption
- MV copy protection detection
- YUV to RGB color space converting
- Fully programmable zoom-out arbitrary ratio in both horizontal and vertical
- Anamorphic zoom for 4:3 video input to 16:9 display converting
- Embedded brightness, contrast, sharpness and gamma correction
- Embedded Skin-Tone and CTI
- Embedded programmable OSD for user Interface
- Embedded programmable TCON (Timing-Control) generator for LCD interface
- Embedded 3 PWM (Pulse Width Modulation) generators for general purpose control
- Embedded IR remote control decoder

2.2 Input

- 3 analog inputs, internal analog source selectors, e.g. CVBS x 3 or Y/C x 1 or (Y/C x 1 and CVBS x 1)
- Built-in YUV to RGB color space converter
- 5V tolerance input pads support 5V/3.3V interface

2.3 Output

- Support inverse and frequency adjustment for LCD panel clock
- Support programmable H/V sync. for LCD panel
- Support programmable TCON for LCD panel
- Support Delta and Stripe types LCD panel
- Free-run Synchronization mode if sync signal disappeared



2.4 Interface

- Support Two-wire BiTEKBus interface
- Support Two-Wire Serial Interface (TWSI) Bus interface
- Support 24Cxx serial EEPROM Script controller

2.5 OSD

- Built-in OSD generator with 128 ROM fonts, 512 mix color
- 3 windows support overlay function
- 48 user download fonts
- 9 sizes of zooming font (1/2, x1, x2, x3, x4, x5, x6, x7, x8)
- Flashing font attribute
- Fringe font attribute
- Transparent overlay for OSD windows

2.6 Power Management

- 1.8V power source for core,
- 3.3V power source for output pads
- Power Consumption less than 300 mW


2.7 Package

- LQFP 64 pins

BiTEK Confidential
For Your Reference ONLY



3 Order Information



4 Block Diagram




Figure 4-1 BIT1625 Architecture

碩頓科技 BiTEK
管 制
October 17, 2008
DCC CONTROLLED

5 Pin Definition




Figure 5-1 Pin Configuration

Table 5-1 BIT1625 Pin Definition

| Pin Name | Pin # | Pin Type | Function Description | Pad Type |
|----------|-------|----------|--|---------------------------|
| AVDD | 1 | AP33 | AFE Power (3.3V) | |
| VREFP | 2 | AIO | Output for Decoupling or Bypass of Positive Internal Reference Voltage | |
| VCM | 3 | AIO | Output for Decoupling or Bypass Common Mode Voltage | |
| VREFN | 4 | AIO | Output for Decoupling or Bypass of Negative Internal Reference Voltage | |
| AGND | 5 | AG33 | AFE Ground (3.3V) | |
| VCMC | 6 | AI | Chroma Channel PGA Negative Reference Input | |
| AIN2 | 7 | AI | ADC 2 Input (Y / CVBS) | |
| AVDD | 8 | AP33 | AFE Power (3.3V) | K |
| Q2H | 9 | O | ~Q2H / GPO[1] | 管 October 17, 2008 POT8 制 |
| STV2 | 10 | I/O | STV2 | POT8 |
| STV1 | 11 | I/O | STV1 | DCC CONTROLLED POT8 |

| | | | | |
|---------|----|------|---|--------------------------|
| VDD33 | 12 | P33 | IO Power (3.3V) | |
| CPH1 | 13 | O | CPH1 | POT8 |
| CPH2 | 14 | O | CPH2 | POT8 |
| CPH3 | 15 | O | CPH3 | POT8 |
| GND33 | 16 | G33 | IO GND (3.3V) | |
| VDD50 | 17 | P50 | DAC Power (5.0V) | VDD50 |
| VSS50 | 18 | G50 | DAC GND (5.0V) | VSS50 |
| ABOUT | 19 | AO | Analog B Channel Output | ABOUT |
| AGOUT | 20 | AO | Analog G Channel Output | AGOUT |
| AROUT | 21 | AO | Analog R Channel Output | AROUT |
| VDD50 | 22 | P50 | DAC Power (5.0V) | VDD50 |
| VDD25 | 23 | P25 | DAC Logic Power (2.5V) | VDD25 |
| STH2 | 24 | I/O | STH2 | PBCU8 |
| STH1 | 25 | I/O | STH1 | PBCU8 |
| VDD33 | 26 | P33 | IO Power (3.3V) | |
| UD | 27 | O | UD | PBCU8 |
| RL | 28 | O | RL | PBCU8 |
| VCOM | 29 | O | VCOM | PBCU8 |
| VDD18 | 30 | P18 | Core Power (1.8V) | |
| VSS18 | 31 | G18 | Core GND (1.8V) | |
| CKV | 32 | I | CKV | PBCU8 |
| LD | 33 | O | LD | PBCU8 |
| OEH | 34 | O | OEH | PBCU8 |
| RTS3 | 35 | O | Multi – Function Output | POT8 |
| RTS2 | 36 | O | Multi – Function Output | POT8 |
| RTS1 | 37 | O | Multi – Function Output | POT8 |
| VDD33 | 38 | P33 | IO Power (3.3V) | |
| PWM1 | 39 | O | PWM1 / GPO[6] | POT16 |
| PWM2 | 40 | O | PWM2 / GPO[7] | POT16 |
| KEY1O | 41 | O | KEY Scan Output 1 | PICD |
| KEY2O | 42 | O | KEY Scan Output 2 | PICD |
| VSS18 | 43 | G18 | Core GND (1.8V) | |
| VDD18 | 44 | P18 | Core Power (1.8V) | |
| KEY1I | 45 | I | Key Scan Input 1 | PICD |
| KEY2I | 46 | I | Key Scan Input 2 | PICD |
| PLLAVDD | 47 | AP18 | PLL Power (1.8V) – AFE PLL | |
| PLLAVSS | 48 | AG18 | PLL GND (1.8V) – AFE PLL | |
| SRST | 49 | I | System Reset, Low Active | PIU |
| OP5 | 50 | I | Option[5] | PIU |
| OP4 | 51 | I | Option[4] | PID |
| OP0 | 52 | IO | SDA (Master and Slave) | PB4 |
| OP1 | 53 | IO | SCL (Master and Slave) | PB4 |
| VDD18 | 54 | G18 | Core Power (1.8V) | |
| OSCI | 55 | I | Oscillator Input | |
| OSCO | 56 | O | Oscillator Output | |
| VDD33 | 57 | P33 | IO Power (3.3V) | |
| IR | 58 | I | Infrared Decoder Input | PICU |
| AGND | 59 | AG33 | AFE GND (3.3V) | |
| AVDD | 60 | AP33 | AFE Power (3.3V) | |
| AIN11 | 61 | AI | ADC 1 Channel 1 (CVBS) | 管 October 17, 2008 制 |
| AIN12 | 62 | AI | ADC 1 Channel 2 (CVBS) | |
| VCMY | 63 | AI | Luma Composite Channel PGA Negative Reference Input | DCC CONTROLLED |

| | | | |
|------|----|------|----------------|
| AGND | 64 | AG33 | AFE GND (3.3V) |
|------|----|------|----------------|

Table 5-2 PAD Type Definition

| Pad Type | Function |
|----------|--|
| POT4 | Controllable Tri-state and 4mA Output Pad Type |
| POT8 | Controllable Tri-state and 8mA Output Pad Type |
| POT16 | Controllable Tri-state and 16mA Output Pad Type |
| PICU | Controllable Pull-Up Input Pad Type |
| PICD | Controllable Pull-Down Input Pad Type |
| PB4 | No Pull-Up and Pull-Down Input and 4mA Output Bidirectional Pad Type |
| PIU | Pull-Up Input Pad Type |
| PID | Pull-Down Input Pad Type |
| PIS | Schmitt Trigger Input Pad Type |
| PBCU4 | Controllable Pull-Up Input and 4mA Output Bidirectional Pad Type |
| PBCU8 | Controllable Pull-Up Input and 8mA Output Bidirectional Pad Type |
| PBCD4 | Controllable Pull-Down Input and 4mA Output Bidirectional Pad Type |

BiTEK Confidential
For Your Reference ONLY

碩頓科技 BiTEK

管 October 17, 2008 制

DCC CONTROLLED

6 Functional Description

6.1 Version Control

BIT1625 內部提供硬體版本資訊及軟體版本資訊，兩組 Registers 作為版本控管使用，相關 Registers 請參考下表。

Table 6-1 Version Control Register

| Mnemonic | Address | R/W | Bits | Description | Default |
|----------|---------|-----|------|--------------------------|---------|
| R_HW_VER | 0x000 | R | 8 | [1:0] Product Version | 0xAC |
| | | | | [4:2] Product Number | |
| | | | | [7:5] Product Group | |
| R_SW_VER | 0x001 | RW | 8 | Software Version Control | 0x00 |

6.2 Interrupt Function

BIT1625 Interrupt Function 提供 INT Pin (共有 Pin 72、Pin 71 和 Pin 70, R_RTSEL = 0x0B) 作為 Interrupt Trigger Output (請參考“6.10 Special Output Setup”小節的說明)，經由 Registers 可設定為 Edge or Level Trigger Output。當 Level Trigger 時並可設定為 High or Low Active，若為 Edge Trigger 時則可設定為 Falling or Rising Active。其 Interrupt 架構採用三層架構 (FLAG、ACK and MASK)，架構請參考 Figure 6-1。BIT1625 提供 8 個 Interrupt Flags 和 12 個 Interrupt Sources 請參考下表，相關 Registers 設定請參考 Table 6-3 和 Table 6-4。

Table 6-2 Interrupt Source and Flags

| Interrupt Source | Bit | Function | |
|------------------|-----|---|---|
| R_HASSIG_FLAG | 0 | R_INTSIGIN_SEL (0x0FB[5]) = 0 | Active when Input HSYNC Has Some Changes in 2047 XCLKs |
| | | R_INTSIGIN_SEL (0x0FB[5]) = 1 | Active when Video Decoder Lock Selected Source (HLCK & SYNC_RDY & STD_RDY & AGC1_RDY & AGC2_RDY) (See Table 6-4) |
| R_NOSIG_FLAG | 1 | R_INTSIGIN_SEL (0x0FB[5]) = 0 | Active when Input HSYNC Has No Change in 2047 XCLKs |
| | | R_INTSIGIN_SEL (0x0FB[5]) = 1 | Active when Video Decoder Un-Lock Selected Source (HLCK & SYNC_RDY & STD_RDY & AGC1_RDY & AGC2_RDY) (See Table 6-4) |
| R_MODE_FLAG | 2 | R_INTMODECHG_SEL (0x0FB[6]) = 0 | Active when Input VSYNC Variation Larger than 8 HSyncs |
| | | R_INTMODECHG_SEL (0x0FB[6]) = 1 | Active when Video Decoder FIDT (50Hz/60Hz) Changes |
| R_VSYNC_FLAG | 3 | Active when Selected VSYNC Falling Edge Occurs. | |
| | | R_INTVS_POL (0x005[4]) = 0 | VSYNC Normal |
| R_ERROR1_FLAG | 4 | R_INTEERRSEL (0x006[4]) = 0 | Active when Timer 0 Overflow |
| | | R_INTEERRSEL (0x006[4]) = 1 | Active when Line Buffer Error Type 1 Occurs |
| R_ERROR2_FLAG | 5 | R_INTEERRSEL (0x006[4]) = 0 | Active when Timer 1 Overflow |
| | | R_INTEERRSEL (0x006[4]) = 1 | Active when Line Buffer Error Type 2 Occurs |
| R_MVCC_FLAG | 6 | From SRC2 (AIN2) or SRC12 (AIN12) or SRC11 (AIN11) (See Table 6-4) | |
| R_IRKEY_FLAG | 7 | Active when IR Remote Control Detection is Ready or Active when GPI (General Purpose Input) Status Changes | |

碩碩科技 BITEK

October 17, 2008

制

DCC CONTROLLED

Table 6-3 Interrupt Controller Register

| Mnemonic | Address | R/W | Bits | Description | Default |
|------------------|------------|-----|------|---|---------|
| R_INT_FLAG | 0x002[7:0] | R | 8 | Interrupt Flag 0: Nothing 1: Interrupt Event Occurs | - |
| R_INT_MASK | 0x003[7:0] | RW | 8 | Interrupt Mask (See Table 6-1) 0: Interrupt Mask Off (Enable Interrupt) 1: Interrupt Mask On (Disable Interrupt) | 0x00 |
| R_INT_ACK | 0x004[7:0] | RW | 8 | Interrupt ACK (See Table 6-1) 0: Clear Interrupt Flag and Disable Interrupt 1: Enable Interrupt | 0x00 |
| R_INT_TYPE | 0x005[0] | RW | 1 | Interrupt Type 0: Level Type 1: Edge Type | 0 |
| R_POL_INT | 0x005[1] | RW | 1 | Interrupt Polarity Interrupt Level Type 0: High Level Active 1: Low Level Active Interrupt Edge Type 0: Rising Edge Active 1: Falling Edge Active | 0 |
| R_INTSIGN_SEL | 0x0FB[5] | RW | 1 | Set to 1 | 0 |
| R_INTMODECHG_SEL | 0x0FB[6] | RW | 1 | Set to 1 | 0 |
| R_INT_VSSE | 0x005[3:2] | RW | 2 | Interrupt Vector[3] Source Selection 00: VSYNC from Input VSYNC Source 01: VSYNC from Output VSYNC Source 10: VSYNC from VD VSYNC Source 11: VSYNC Source Active when TWSI Detection Occurs | 00 |
| R_INTVS_POL | 0x005[4] | RW | 1 | Interrupt Vector[3] Polarity Selection 0: Normal 1: Invert | 0 |
| R_VP_ERR2_EN | 0x006[3] | RW | 1 | Interrupt Vector[5] VP Error Source Enable 0: Disable 1: Enable | 0 |
| R_INT_ERRSEL | 0x006[4] | RW | 1 | Interrupt Vector[4] and Vector[5] Source Selection 0: From Timer Overflow 1: From Line Buffer Error | 0 |
| R_ERROR_TYPE | 0x006[5] | RW | 1 | Line Buffer Error Detection Selection 0: Odd Field 1: Even Field | 0 |
| R_IHSPS_SEL | 0x04D[7] | RW | 1 | IHS Pulse Width Selection 0: Type 0 1: Type 1 | 0 |

碩頓科技 BiTEK

管 October 17, 2008 制

DCC CONTROLLED

Table 6-4 Video Decoder Lock Source for Interrupt Selection

| Mnemonic | Address | R/W | Bits | Description | Default |
|-----------------|----------|-----|------|--|---------|
| R_INTHLCK_EN | 0x0FB[0] | RW | 1 | HLCK Detection Enable 0: Disable 1: Enable | 0 |
| R_INTSYNCRDY_EN | 0x0FB[1] | RW | 1 | Sync Ready Detection Enable 0: Disable 1: Enable | 0 |
| R_INTSTDRDY_EN | 0x0FB[2] | RW | 1 | Standard Ready Detection Enable 0: Disable 1: Enable | 0 |
| R_INTAGC1_EN | 0x0FB[3] | RW | 1 | AGC1 Ready Detection Enable 0: Disable 1: Enable | 0 |
| R_INTAGC2_EN | 0x0FB[4] | RW | 1 | AGC2 Ready Detection Enable 0: Disable 1: Enable | 0 |
| R_INTSRC2_EN | 0x006[0] | RW | 1 | SRC2 (AIN2) Detection Enable 0: Disable 1: Enable | 0 |
| R_INTSRC12_EN | 0x006[1] | RW | 1 | SRC12 (AIN12) Detection Enable 0: Disable 1: Enable | 0 |
| R_INTSRC11_EN | 0x006[2] | RW | 1 | SRC11 (AIN11) Detection Enable 0: Disable 1: Enable | 0 |
| R_INTMV_EN | 0x006[6] | RW | 1 | MV Detection Enable 0: Disable 1: Enable | 0 |
| R_INTCC_EN | 0x006[7] | RW | 1 | CC Detection Enable 0: Disable 1: Enable | 0 |




Figure 6-1 Interrupt Function Block

碩頓科技 BITEK

管 October 17, 2008 制

DCC CONTROLLED

6.3 Double Buffer

BIT1625 在 Scaling Factor (0x05F~0x061,0x067) 和 Display Windows Setup (0x052~0x057) 提供Double Buffer Register，提供給使用者針對這些Registers可以做Parallel Update，其相關架構請參考 **Figure 6-2**，相關Registers設定請參考 **Table 6-5**。




Figure 6-2 Double Buffer Function

Table 6-5 Double Buffer Register

| Mnemonic | Address | R/W | Bits | Description | Default |
|-------------|----------|-----|------|---|---------|
| R_LOAD_EN | 0x00C[5] | RW | 1 | Double Buffer Load Enable 0: Nothing 1: Load | 1 |
| R_LOAD_TYPE | 0x00C[6] | RW | 1 | Double Buffer Register Update Type 0: Immediately 1: Control by R_LOAD_EN | 0 |

碩頓科技 BiTEK

管 October 17, 2008 制

DCC CONTROLLED

6.4 Pad Type Setup

BIT1625 輸出的 PAD 可設定為 Tri-State 輸出，而輸入的 PAD 尚可控制其內建之 Pull-Up or Pull-Down 電阻導通或關閉，相關 Registers 設定請參考下表。

Table 6-6 Output Tri-State Control Register

| Mnemonic | Address | R/W | Bits | Description | Default |
|------------|----------|-----|------|-----------------------------------|---------|
| R_ROUT_TRI | 0x007[0] | RW | 1 | ROUT Port Tri-State Enable | 1 |
| R_GOUT_TRI | 0x007[1] | RW | 1 | GOUT Port Tri-State Enable | 1 |
| R_BOUT_TRI | 0x007[2] | RW | 1 | BOUT Port Tri-State Enable | 1 |
| R_TOUT_TRI | 0x007[3] | RW | 1 | TOUT Port Tri-State Enable | 1 |
| R_OCLK_TRI | 0x007[4] | RW | 1 | Set to 1 | 1 |
| R_PWM1_TRI | 0x007[5] | RW | 1 | PWM1 Pin (Pin 39)Tri-State Enable | 1 |
| R_PWM2_TRI | 0x007[6] | RW | 1 | PWM2 Pin (Pin 40)Tri-State Enable | 1 |
| R_SRGB_TRI | 0x007[7] | RW | 1 | Set to 0 | 0 |

Table 6-7 Pad Pull Up or Down Control Register

| Mnemonic | Address | R/W | Bits | Description | Default |
|------------|------------|-----|------|---|---------|
| R_BIN_REN | 0x0FD[7:0] | RW | 8 | BIN[7:0] Port Pull-Up Resistance On/Off | 0x00 |
| R_TOUT_REN | 0x0FE[7:0] | RW | 8 | TOUT[7:0] Port Pull-Up Resistance On/Off | 0xFF |
| R_RIN_REN | 0x0FF[0] | RW | 1 | RIN[7:0] Port Pull-Down Resistance On/Off | 0 |
| R_GIN_REN | 0x0FF[1] | RW | 1 | GIN[7] Pin Pull-Down Resistance On/Off | 0 |
| R_GIN1_REN | 0x0FF[2] | RW | 1 | GIN[6:0] Port Pull-Down Resistance On/Off | 0 |
| R_SYNC_REN | 0x0FF[3] | RW | 1 | HSYNC/VSYNC Pins Pull-Down Resistance On/Off | 0 |
| R_IR_REN | 0x0FF[4] | RW | 1 | IR Pin (Pin58) Pull-Up Resistance On/Off 0: On 1: Off | 0 |

碩頓科技 BiTEK

管 October 17, 2008 制

DCC CONTROLLED

6.5 GPO (General Purpose Output) Function

BIT1625 內部提供 5 個GPO Register control輸出、其可分別規劃為High Level、Low Level、Tri-State和Status 四種狀態。其相關Registers設定請參考 **Table 6-8** 和 **Table 6-9**。

Table 6-8 General Purpose Output Register

| Mnemonic | Address | R/W | Bits | Description | Default |
|------------|------------|-----|------|--|---------|
| R_GPO_SEL | 0x008[7:0] | RW | 8 | GPO Port Output Selection 0: Non-GPO Port Output 1: GPO Output | 0x00 |
| R_GPO_TYPE | 0x009[7:0] | RW | 8 | GPO Port Type 0: Normal 1: Tri-State | 0xFF |
| R_GPO_REG | 0x00A[7:0] | RW | 8 | GPO Port Value 0: Low Level 1: High Level | 0x00 |

Table 6-9 General Purpose Output Pads Setup Table

| GPO Pin Name/No. | Output Pin | Register Recommended Setting |
|------------------|------------|------------------------------|
| GPO[6] | PWM1(74) | R_GPO_SEL[6] = 1 |
| GPO[7] | PWM2(75) | R_GPO_SEL[7] = 1 |

6.6 System Enable and Reset

BIT1625 可以從外部SRST Pin (Pin 49) 輸入一個大於 16 個XCLK Cycles的Low訊號，BIT1625 將被強制 Reset 回到Power On 時的狀態。相關波形請參考 **Figure 6-3**。




Figure 6-3 Hardware Reset Waveform

碩頓科技 BiTEK
管 October 17, 2008 制
DCC CONTROLLED

6.7 Clock Domain Systems

BIT1625 內部存在五個 Clock Domain :

1. PCLK Domain: Source Clock
2. LCLK Domain: Output Clock
3. XCLK Domain: System Clock
4. MCLK Domain: Image Clock
5. TCLK Domain: Panel Clock

相關Registers設定請參考 **Table 6-10**。

注意事項：XCLK Domain 頻率必須比 LCLK Domain 低。

| Table 6-10 Clock Domain System Register | | | | | |
|---|------------|-----|------|---|---------|
| Mnemonic | Address | R/W | Bits | Description | Default |
| R_XCLK_SEL | 0x00B[6:4] | RW | 3 | XCLK Domain Clock Source Selection XCLK = OSCCLK/(2^R_XCLK_SEL) | 000 |
| R_TCLK_SEL | 0x00C[2:0] | RW | 3 | TCLK Domain Clock Source Selection 000: PLLCLK 001: OSCCLK 010: ICLK1 011: ICLK2 1xx: VDCLK | 001 |
| R_TCLK_POL | 0x00C[3] | RW | 1 | TCLK Domain Polarity 0: Normal 1: Invert | 0 |
| R_TCLK_EN | 0x00C[4] | RW | 1 | TCLK Domain Enable 0: Disable 1: Enable | 1 |
| R_LCLK_SEL | 0x00D[5:4] | RW | 2 | LCLK Domain Clock Source Selection 00: Normal Clock (Freq. Equals to LCLK) 01: Phase 1 Clock (Freq. Equals to LCLK/3) 10: Phase 2 Clock (Freq. Equals to LCLK/3) 11: Phase 3 Clock (Freq. Equals to LCLK/3) | 10 |
| R_LCLK_POL | 0x00D[6] | RW | 1 | LCLK Domain Polarity 0: Normal 1: Invert | 0 |
| R_LCLK_EN | 0x00D[7] | RW | 1 | LCLK Domain Enable 0: Disable 1: Enable | 1 |
| R_MCLK_SEL | 0x00E[1:0] | RW | 2 | MCLK Domain Clock Source Selection MCLK = PCLK/(R_MCLK_MODE+1) | 01 |
| R_MCLK_POL | 0x00E[2] | RW | 1 | MCLK Domain Polarity 0: Normal 1: Invert | 1 |
| R_MCLK_EN | 0x00E[3] | RW | 1 | MCLK Domain Enable 0: Disable 1: Enable | 1 |
| R_PCLK_SEL | 0x00E[5:4] | RW | 2 | PCLK Domain Clock Source Selection 00: ICLK1 01: ICLK2 1x: VDCLK | 00 |
| R_PCLK_POL | 0x00E[6] | RW | 1 | PCLK Domain Polarity 0: Normal 1: Invert | 1 |

硕顿科技 BITEK
管 October 17, 2008 制
DCC CONTROLLED

| | | | | | |
|----------------|----------|----|---|---|---|
| R_PCLK_EN | 0x00E[7] | RW | 1 | PCLK Domain Enable 0: Disable 1: Enable | 1 |
| R_DACCLK_EN | 0x00B[2] | RW | 1 | DAC Clock Domain Enable 0: Disable 1: Enable | 1 |
| R_DACCLK_POL | 0x00B[3] | RW | 1 | DAC Clock Domain Polarity 0: Normal 1: Invert | 1 |
| R_LCLK_4X | 0x00B[7] | RW | 1 | LCLK x 4 Enable 0: Disable 1: Enable | 0 |
| R_LINEBUF_CKEN | 0x00D[1] | RW | 1 | Line Buffer Clock Enable 0: Disable 1: Enable | 1 |
| R_REGS_CKEN | 0x00D[2] | RW | 1 | Registers Set Clock Enable 0: Disable 1: Enable | 1 |
| R_VDCLK_SEL | 0x00D[3] | RW | 1 | VD Clock Domain Clock Source Selection 0: From 27MHz 1: From 13.5MHz | 1 |
| R_AFEBUF_SEL | 0x00F[6] | RW | 1 | AFE Buffer Clock Domain Clock Source Selection 0: From DVPCCLK 1: From AFECLK | 1 |
| R_AFEBUF_POL | 0x00F[7] | RW | 1 | AFE Buffer Clock Domain Polarity 0: Normal 1: Invert | 1 |
| R_AFECLK_SEL | 0x00F[4] | RW | 1 | AFE Clock Domain Clock Source Selection 0: From 27MHz 1: From 13.5MHz | 0 |
| R_AFECLK_POL | 0x00F[5] | RW | 1 | AFE Clock Domain Polarity 0: Normal 1: Invert | 1 |
| R_AFECLK_EN | 0x00F[3] | RW | 1 | AFE Clock Domain Enable 0: Disable 1: Enable | 1 |
| R_DVPCCLK_SEL | 0x00F[1] | RW | 1 | DVP Clock Domain Clock Source Selection 0: From PLL 1: From OSC | 0 |
| R_DVPCCLK_POL | 0x00F[2] | RW | 1 | DVP Clock Domain Polarity 0: Normal 1: Invert | 1 |
| R_DVPCCLK_EN | 0x00F[0] | RW | 1 | DVP Clock Domain Enable 0: Disable 1: Enable | 1 |
| R_CLK27_POL | 0x0EF[0] | RW | 1 | CLK27 Domain Polarity 0: Normal 1: Invert | 0 |
| R_CLK27_EN | 0x0EF[1] | RW | 1 | CLK27 Domain Enable 0: Disable 1: Enable | 1 |

硕顿科技 BITEK
1
管 October 17, 2008 制

DCC CONTROLLED

| | | | | | |
|--------------|----------|----|---|--|---|
| R_LN5CLK_POL | 0x0F7[4] | RW | 1 | Line Buffer Clock 5 Polarity 0: Normal 1: Invert | 0 |
| R_LN4CLK_POL | 0x0F7[3] | RW | 1 | Line Buffer Clock 4 Polarity 0: Normal 1: Invert | 0 |
| R_LN3CLK_POL | 0x0F7[2] | RW | 1 | Line Buffer Clock 3 Polarity 0: Normal 1: Invert | 0 |
| R_LN2CLK_POL | 0x0F7[1] | RW | 1 | Line Buffer Clock 2 Polarity 0: Normal 1: Invert | 0 |
| R_LN1CLK_POL | 0x0F7[0] | RW | 1 | Line Buffer Clock 1 Polarity 0: Normal 1: Invert | 0 |

6.8 Panel Timing Setup

BIT1625 可分別針對Auto Switch所設定的顯示模式，分為Mode 0/1 兩組自動切換Panel Timing設定值，其相關Registers設定請參考 Table 6-11 所列，相對應之輸出波形請參考 Figure 6-4。

Table 6-11 Panel Timing Setup Register

| Mnemonic | Address | R/W | Bits | Description | Default |
|------------|------------------------|-----|------|---|---------|
| R_OS_XP | 0x013[0], 0x010[7:0] | RW | 9 | H SYNC Pulse Width | 0x010 |
| R_OS_XS | 0x013[1], 0x011[7:0] | RW | 9 | Active Window Horizontal Start Position | 0x020 |
| R_OS_XW | 0x013[6:4], 0x012[7:0] | RW | 11 | Active Window Horizontal End Position | 0x200 |
| R_OS_XT_M0 | 0x016[2:0], 0x014[7:0] | RW | 11 | Horizontal Total Length on Auto Switch Mode 0 | 0x326 |
| R_OS_XT_M1 | 0x016[6:4], 0x015[7:0] | RW | 11 | Horizontal Total Length on Auto Switch Mode 1 | 0x29D |
| R_OS_YP | 0x017[7:0] | RW | 8 | V SYNC Pulse Width | 0x02 |
| R_OS_YS | 0x018[7:0] | RW | 8 | Active Window Vertical Start Position | 0x05 |
| R_OS_YW | 0x01B[1:0], 0x019[7:0] | RW | 10 | Active Window Vertical End Position | 0x0F0 |
| R_OS_YT | 0x01B[3:2], 0x01A[7:0] | RW | 10 | Vertical Total Length | 0x0F4 |




Figure 6-4 Panel Timing Setup

碩頓科技 BITEK

管 制

October 17, 2008

DCC CONTROLLED

6.9 Output Data Path

BIT1625 可針對輸出的Data Bus分別做Invert、Rotate和Swap的處理，其相關Registers設定請參考

Table 6-12 相對應之方塊圖請參考 **Figure 6-5**。

| Mnemonic | Address | R/W | Bits | Description | Default |
|-------------|----------|-----|------|---|---------|
| R_POL_ROUT | 0x01C[0] | RW | 1 | R Data Output Polarity | 0 |
| R_POL_GOUT | 0x01C[1] | RW | 1 | G Data Output Polarity | 0 |
| R_POL_BOUT | 0x01C[2] | RW | 1 | B Data Output Polarity | 0 |
| R_POL_OCLK | 0x01C[3] | RW | 1 | Output Clock Polarity 0: Normal 1: Invert | 0 |
| R_ROL_ROUT | 0x01C[4] | RW | 1 | R Data Rotate | 0 |
| R_ROL_GOUT | 0x01C[5] | RW | 1 | G Data Rotate | 0 |
| R_ROL_BOUT | 0x01C[6] | RW | 1 | B Data Rotate 0: Disable 1: Enable | 0 |
| R_DLYE_OR | 0x01D[0] | RW | 1 | R Channel Output Delay 1 Clock on Swap Source = 0 | 0 |
| R_DLYE_OG | 0x01D[1] | RW | 1 | G Channel Output Delay 1 Clock on Swap Source = 0 | 0 |
| R_DLYE_OB | 0x01D[2] | RW | 1 | B Channel Output Delay 1 Clock on Swap Source = 0 0: Disable 1: Enable | 0 |
| R_ZERO2_EN | 0x01D[3] | RW | 1 | Data Tie to Zero after Gamma 0: Disable 1: Enable | 0 |
| R_DLYO_OR | 0x01D[4] | RW | 1 | R Channel Output Delay 1 Clock on Swap Source = 1 | 0 |
| R_DLYO_OG | 0x01D[5] | RW | 1 | G Channel Output Delay 1 Clock on Swap Source = 1 | 0 |
| R_DLYO_OB | 0x01D[6] | RW | 1 | B Channel Output Delay 1 Clock on Swap Source = 1 0: Disable 1: Enable | 0 |
| R_6BITS_EN | 0x01D[7] | RW | 1 | Data Bus Rotate Mode 0: 8 Bits 1: 6 Bits | 0 |
| R_SWAPE_OGB | 0x01E[0] | RW | 1 | G Data Output Swap with B Data Output on Swap Source = 0 | 1 |
| R_SWAPE_ORG | 0x01E[1] | RW | 1 | R Data Output Swap with G Data Output on Swap Source = 0 | 0 |
| R_SWAPE_ORB | 0x01E[2] | RW | 1 | R Data Output Swap with B Data Output on Swap Source = 0 0: Swap Disable 1: Swap Enable | 1 |
| R_ZERO1_EN | 0x01E[3] | RW | 1 | Data Tie to Zero before Gamma 0: Disable 1: Enable | 0 |
| R_SWAPO_ORB | 0x01E[6] | RW | 1 | R Data Output Swap with B Data Output on Swap Source = 1 | 0 |
| R_SWAPO_ORG | 0x01E[5] | RW | 1 | R Data Output Swap with G data Output on Swap Source = 1 | 0 |
| R_SWAPO_OGB | 0x01E[4] | RW | 1 | G Data Output Swap with B Data Output on Swap Source = 1 0: Swap Disable 1: Swap Enable | 0 |

硕碩科技 BITEK
管 October 17, 2008 制

DCC CONTROLLED

| | | | | | |
|------------|----------|----|---|---|---|
| R_SWAP_SRC | 0x01E[7] | RW | 1 | Even/Odd Swap Source 0: Q2H 1: VCOM | 0 |
|------------|----------|----|---|---|---|




Figure 6-5 Output Data Path Selection

6.10 Special Output Setup

BIT1625 提供 3 組Special Output Pads (RTS1 (Pin 72)、RTS2 (Pin 71) 和RTS3 (Pin 70))，可經由Registers 分別設定特定輸出功能，其相關Registers設定及其意義請參考 **Table 6-13**。

R_RTS1_SEL = { 0x020[4], 0x01F[3:0] }, Default = 0x0F

R_RTS2_SEL = { 0x020[5], 0x01F[7:4] }, Default = 0x0F

R_RTS3_SEL = { 0x020[6], 0x020[3:0] }, Default = 0x0F

Table 6-13 Special Output Setup

| Mnemonic | R/W | Bits | Description | |
|------------|-----|------|-----------------------------------|---------------------------------|
| R_RTSx_SEL | RW | 5 | 0_0000: Output HSYNC Signal | 1_0000: Inverse (HSYNC) |
| | | | 0_0001: Output HREF Signal | 1_0001: Inverse (HREF) |
| | | | 0_0010: Output VSYNC Signal | 1_0010: Inverse (VSYNC) |
| | | | 0_0011: Output VREF Signal | 1_0011: Inverse (VREF) |
| | | | 0_0100: Output Data Enable Signal | 1_0100: Inverse (DE) |
| | | | 0_0101: Output Even/Odd Signal | 1_0101: Inverse (Even/Odd) |
| | | | 0_0110: STH | 1_0110: Inverse (STH) |
| | | | 0_0111: STV | 1_0111: Inverse (STV) |
| | | | 0_1000: Mode Type | 1_1000: Inverse (Mode Type) |
| | | | 0_1001: Auto-On | 1_1001: Inverse (Auto-On) |
| | | | 0_1010: Write Protect | 1_1010: Inverse (Write Protect) |
| | | | 0_1011: INT_O | 1_1011: Inverse (INT_O) |
| | | | 0_1100: GPO[7] | 1_1100: Inverse (GPO[7]) |
| | | | 0_1101: PWMx | 1_1101: Inverse (PWMx) |
| | | | 0_1110: GND | 1_1110: VDD |
| | | | 0_1111: Tri-State | 1_1111: Tri-State |

碩頓科技 BITEK

管 制 October 17, 2008

DCC CONTROLLED

6.11 Special Timing Adjustment

BIT1625 可針對不同的 Panel Timing 做微調設定，在 Timing 調整上特別提供兩種模式設定，以符合各類 panel 的需求。

6.11.1 Synchronization Timing

在這個模式下的 VSYNC 輸出將會與輸入訊號 VSYNC 同步。




Figure 6-6 Synchronization Timing

6.11.2 Two-Fields Synchronization Timing

在這個模式下的 VSYNC 輸出，將同時受控於所設定欲同步之 Even 或 Odd Field VSYNC 和 R_OS_YT (0x01B[3:2], 0x01A[7:0])。




Figure 6-7 Two-Fields Synchronization Timing

其相關 Registers 設定及其意義請參考下表。

Table 6-14 Special Timing Adjust Register

| Mnemonic | Address | R/W | Bits | Description | Default |
|----------------|----------|-----|------|---|---------|
| R_PROTECT_MODE | 0x01B[4] | RW | 1 | Minimum Output Lines Protection 0: Disable 1: Enable | 0 |
| R_SYNCO_MODE | 0x01B[5] | RW | 1 | Two-Field Synchronization Mode Selection 0: Even Field Synchronize 1: Odd Field Synchronize | 0 |
| R_SYNCO_EN | 0x01B[6] | RW | 1 | Synchronize with Input VSYNC Enable 0: Two-Field Synchronization Mode 1: Synchronization Mode | 1 |

碩頓科技 BiTEK

管 October 17, 2008 制

DCC CONTROLLED

6.12 TCON Function

BIT1625 內建 Programmable TCON Function 將可經由 BIT1625 直接驅動 Analog Interface Panels，其相關 Registers 設定請參考下表。

Table 6-15 TCON Function Register

| Mnemonic | Address | R/W | Bits | Description | Default |
|--------------|------------------------|-----|------|---|---------|
| R_STH_START | 0x023[6:4], 0x021[7:0] | RW | 11 | STH Signal Start | 0x025 |
| R_STH_END | 0x023[2:0], 0x022[7:0] | RW | 11 | STH Signal End | 0x026 |
| R_LD_START | 0x026[6:4], 0x024[7:0] | RW | 11 | LD Signal Start | 0x001 |
| R_LD_END | 0x026[2:0], 0x025[7:0] | RW | 11 | LD Signal End | 0x037 |
| R_CKV_START | 0x029[6:4], 0x027[7:0] | RW | 11 | CKV Signal Start | 0x027 |
| R_CKV_END | 0x029[2:0], 0x028[7:0] | RW | 11 | CKV Signal End | 0x051 |
| R_OEH_START | 0x02C[6:4], 0x02A[7:0] | RW | 11 | OEH Signal Start | 0x014 |
| R_OEH_END | 0x02C[2:0], 0x02B[7:0] | RW | 11 | OEH Signal End | 0x015 |
| R_VCOM_SHIFT | 0x030[6:4], 0x02D[7:0] | RW | 11 | VCOM Shift | 0x014 |
| R_STV_START | 0x030[3:2], 0x02E[7:0] | RW | 10 | STV Signal Start | 0x003 |
| R_STV_END | 0x030[1:0], 0x02F[7:0] | RW | 10 | STV Signal End | 0x004 |
| R_POL_CKV | 0x031[0] | RW | 1 | CKV Output Polarity | 0 |
| R_POL_STV | 0x031[1] | RW | 1 | STV Output Polarity | 0 |
| R_POL_STH | 0x031[2] | RW | 1 | STH Output Polarity | 0 |
| R_POL_LD | 0x031[3] | RW | 1 | LD Output Polarity | 0 |
| R_POL_FRP | 0x031[4] | RW | 1 | FRP Output Polarity | 0 |
| R_POL_OEH | 0x031[5] | RW | 1 | OEH Output Polarity 0: Normal 1: Invert | 1 |
| R_OEH_GATE | 0x031[6] | RW | 1 | OEH Gated with Output Data Enable 0: Disable 1: Enable | 0 |
| R_TCON_EN | 0x031[7] | RW | 1 | TCON Function Enable 0: Disable 1: Enable | 1 |
| R_STV_SEL | 0x032[0] | RW | 1 | STV Output Selection 0: STV1 = OUT, STV2= IN 1: STV1 = IN, STV2 = OUT | 0 |
| R_STH_SEL | 0x032[1] | RW | 1 | STH Output Selection 0: STH1 = OUT, STH2= IN 1: STH1 = IN, STH2 = OUT | 1 |
| R_TCON_UD | 0x032[2] | RW | 1 | TCON U/D Signal 0: Low Level 1: High Level | 0 |
| R_TCON_RL | 0x032[3] | RW | 1 | TCON R/L Signal 0: Low Level 1: High Level | 1 |
| R_POL_Q2H | 0x032[4] | RW | 1 | Q2H Output Polarity 0: Normal 1: Invert | 0 |
| R_LTPS_MODE | 0x032[5] | RW | 1 | LTPS Mode Selection 0: Normal Mode 1: LTPS TCON Mode | 0 |

碩 頤 科 技 **BiTEK**

管 制 October 17, 2008

DCC CONTROLLED

| | | | | | |
|------------------|-----------------------|----|----|--|-------|
| R_VCOM_SEL | 0x032[7:6] | RW | 2 | VCOM Output Signal Selection 00: VCOM Signal 01: PREFRP Signal 10: FRP Signal 11: Q2H Signal | 00 |
| R_VCOM_TYPE | 0x033[7:6] | RW | 2 | VCOM Signal TYPE 00: Always 0 01: Always 1 10: FRP Invert 11: FRP | 11 |
| R_BUS_INV | 0x034[7:6] | RW | 2 | Data Bus Control on FRP 00: Disable 01: Follow Shift VCOM 10: Follow FRP 11: Follow Invert FRP | 11 |
| R_STV_SHIFT_E | 0x0F8[6:4],0x0F9[7:0] | RW | 11 | STV Shift Even | 0x000 |
| R_STV_SHIFT_O | 0x0F8[2:0],0x0FA[7:0] | RW | 11 | STV Shift Odd | 0x000 |
| R_STV_SHIFT_SRC | 0x036[0] | RW | 1 | STV Output Selection 0: Type 0 1: Type 1 | 0 |
| R_STV_SHIFT_TYPE | 0x036[1] | RW | 1 | STV Output Type 0: Type 0 1: Type 1 | 0 |
| R_STV_SHIFT_CUT | 0x036[2] | RW | 1 | STV Line Cut 0: Disable 1: Enable | 0 |

BiTEK
For Your Reference Only



6.13 TCON Clock Mode

BIT1625 提供多種 TCON CPH Clock 模式，其相關 Registers 設定請參考下表。

Table 6-16 TCON Clock Mode Register

| Mnemonic | Address | R/W | Bits | Description | Default |
|---------------|------------|-----|------|--|---------|
| R_CPH1E_CKSEL | 0x033[1:0] | RW | 2 | CPH1 Clock Type Selection on Swap Source = 0 | 01 |
| R_CPH2E_CKSEL | 0x033[3:2] | RW | 2 | CPH2 Clock Type Selection on Swap Source = 0 | 01 |
| R_CPH3E_CKSEL | 0x033[5:4] | RW | 2 | CPH3 Clock Type Selection on Swap Source = 0 | 01 |
| R_CPH1O_CKSEL | 0x034[1:0] | RW | 2 | CPH1 Clock Type Selection on Swap Source = 1 | 01 |
| R_CPH2O_CKSEL | 0x034[3:2] | RW | 2 | CPH2 Clock Type Selection on Swap Source = 1 | 01 |
| R_CPH3O_CKSEL | 0x034[5:4] | RW | 2 | CPH3 Clock Type Selection on Swap Source = 1 | 01 |
| R_CPH1_EN | 0x035[0] | RW | 1 | CPH1 Output Enable | 1 |
| R_CPH2_EN | 0x035[1] | RW | 1 | CPH2 Output Enable | 1 |
| R_CPH3_EN | 0x035[2] | RW | 1 | CPH3 Output Enable 0: Disable 1: Enable | 1 |
| R_CPH_HALF | 0x035[3] | RW | 1 | TCON Clock Output Mode 0: Normal Mode 1: Half Clock Mode | 0 |
| R_CPH1_POL | 0x035[4] | RW | 1 | CPH1 Polarity | 0 |
| R_CPH2_POL | 0x035[5] | RW | 1 | CPH2 Polarity | 0 |
| R_CPH3_POL | 0x035[6] | RW | 1 | CPH3 Polarity 0: Normal 1: Invert | 0 |

6.14 Display Layer

BIT1625 提供 四層 Display Layer 以疊層架構顯示在 Panel 上，高優先權的 Layer 可覆蓋在低優先權的 Layer。相關說明請參考下圖。例如：Layer 4 優先權高於 Layer 3。




Figure 6-8 Display Layer

6.15 Background 2

BIT1625 內部提供 64 種背景色以提供在 4:3 模式下的邊框顯示，其相關Registers設定及其意義請參考

Table 6-17。

| Table 6-17 Background 2 Register | | | | | |
|----------------------------------|------------|-----|------|---|---------|
| Mnemonic | Address | R/W | Bits | Description | Default |
| R_BG2_R | 0x037[7:6] | RW | 2 | Background 2's R Color used for 4:3 Display | 00 |
| R_BG2_G | 0x038[7:6] | RW | 2 | Background 2's G Color used for 4:3 Display | 00 |
| R_BG2_B | 0x039[7:6] | RW | 2 | Background 2's B Color used for 4:3 Display | 00 |

6.16 Background 1 and Test Pattern Setup

BIT1625 內部提供 8 種內定Test Patterns，分別為 262144 種純色、分隔線與漸層 (Ramp)，其相關Registers設定及其意義請參考 Table 6-18。

Table 6-18 Background and Test Pattern Register

| Mnemonic | Address | R/W | Bits | Description | Default |
|-----------------|------------|-----|------|---|---------|
| R_TESTPAT_R | 0x037[5:0] | RW | 6 | Test Pattern R Color Value | 0x00 |
| R_TESTPAT_G | 0x038[5:0] | RW | 6 | Test Pattern G Color Value | 0x00 |
| R_TESTPAT_B | 0x039[5:0] | RW | 6 | Test Pattern B Color Value | 0x3F |
| R_TESTPAT_Q | 0x03A[7:0] | RW | 8 | Test Pattern Gradient Ratio | 0x00 |
| R_TESTPAT_TYPE | 0x03B[1:0] | RW | 2 | Test Pattern Type 00: 262144 純色 01: 漸層(Ramp) Ratio = 1 Pixel 10: 分隔線(Grid) Ratio = 16 Pixels 11: 漸層(Ramp) Ratio = 16 Pixels | 00 |
| R_TESTPAT_DIR | 0x03B[2] | RW | 1 | 漸層的變化 0: Decrease 1: Increase | 0 |
| R_TESTPAT_HV | 0x03B[3] | RW | 1 | 漸層的方向 0: Vertical 1: Horizontal | 0 |
| R_BACKGROUND_EN | 0x03B[6] | RW | 1 | Background Mode Enable 0: Disable 1: Enable | 0 |
| R_FREERUN_EN | 0x03B[7] | RW | 1 | Free-Run Mode Enable 0: Disable 1: Enable | 0 |

碩頓科技 BiTEK

管 October 17, 2008 制

DCC CONTROLLED




Figure 6-9 Free Run and Background

6.17 Auto Blank Screen

BIT1625 內建自動 Blank Screen Function，當訊號中斷或模式切換時將會自動啓動 Blank Screen 畫面，相關 Registers 設定請參考下表。

Table 6-19 Blank Screen Register

| Mnemonic | Address | R/W | Bits | Description | Default |
|---------------|------------|-----|------|--|---------|
| R_AUTOON_TIME | 0x03C[6:0] | RW | 7 | Blank Screen to Normal Screen Delay Times (Based on VSYNC) | 0x0D |
| R_AUTOON_EN | 0x03C[7] | RW | 1 | Blank Screen Function Enable 0: Disable 1: Enable | 1 |
| R_NOSIG_SEL | 0x0FC[5] | RW | 1 | Set to 1 | 0 |
| R_HLCK_SEL | 0x0FC[0] | RW | 1 | HLCK Detection Enable 0: Disable 1: Refer to HLCK | 1 |
| | 0x0FC[1] | RW | 1 | Sync Ready Detection Enable 0: Disable 1: Refer to SYNC | 1 |
| | 0x0FC[2] | RW | 1 | Standard Ready Detection Enable 0: Disable 1: Refer to STD | 0 |
| | 0x0FC[3] | RW | 1 | AGC1 Ready Detection Enable 0: Disable 1: Refer to AGC1 | 0 |
| | 0x0FC[4] | RW | 1 | AGC2 Ready Detection Enable 0: Disable 1: Refer to AGC2 | 0 |

6.18 Input Image Window Setup

設定Input Image Window，BIT1625 將針對此區域內的資料進行Scaling運算。其相關Registers設定請參考

Table 6-20，相對應之示意圖請參考 Figure 6-10。

碩頓科技 BITEK

管 制

October 17, 2008

DCC CONTROLLED

Table 6-20 Input Crop Register

| Mnemonic | Address | R/W | Bits | Description | Default |
|--|-----------------------|-----|------|--|---------|
| Auto Switch Mode 0 Input Windows Setup | | | | | |
| R_IS_XS_M0 | 0x040[1:0],0x03E[7:0] | RW | 10 | Input Window Horizontal Start Position | 0x09A |
| R_IS_XW_M0 | 0x040[7:4],0x03F[7:0] | RW | 12 | Input Window Horizontal End Position | 0x346 |
| R_IS_YS_M0 | 0x043[1:0],0x041[7:0] | RW | 10 | Input Window Vertical Start Position | 0x018 |
| R_IS_YW_M0 | 0x043[6:4],0x042[7:0] | RW | 11 | Input Window Vertical End Position | 0x133 |
| Auto Switch Mode 1 Input Windows Setup | | | | | |
| R_IS_XS_M1 | 0x046[1:0],0x044[7:0] | RW | 10 | Input Window Horizontal Start Position | 0x08C |
| R_IS_XW_M1 | 0x046[7:4],0x045[7:0] | RW | 12 | Input Window Horizontal End Position | 0x33C |
| R_IS_YS_M1 | 0x049[1:0],0x047[7:0] | RW | 10 | Input Window Vertical Start Position | 0x015 |
| R_IS_YW_M1 | 0x049[6:4],0x048[7:0] | RW | 11 | Input Window Vertical End Position | 0x100 |




Figure 6-10 Input Window Setup

6.19 Input Data Path Setup

BIT1625 可針對輸入的Data Bus分別做Invert、Rotate 和 Swap 的處理，其相關Registers設定請參考

Table 6-21，相對應之方塊圖請參考 **Figure 6-11**。

Table 6-21 Input Data Path Register

| Mnemonic | Address | R/W | Bits | Description | Default |
|------------|----------|-----|------|---|---------|
| R_POL_RIN | 0x04A[0] | RW | 1 | R Data Input Polarity | 0 |
| R_POL_GIN | 0x04A[1] | RW | 1 | G Data Input Polarity | 0 |
| R_POL_BIN | 0x04A[2] | RW | 1 | B Data Input Polarity 0: Normal 1: Invert | 0 |
| R_ROL_RIN | 0x04A[3] | RW | 1 | R Data Rotate | 0 |
| R_ROL_GIN | 0x04A[4] | RW | 1 | G Data Rotate | 0 |
| R_ROL_BIN | 0x04A[5] | RW | 1 | B Data Rotate 0: Disable 1: Enable | 0 |
| R_ISWAP_RB | 0x04C[0] | RW | 1 | R Data Bus Swap B Data Bus | 0 |
| R_ISWAP_RG | 0x04C[1] | RW | 1 | R Data Bus Swap G Data Bus | 0 |

碩頓科技 BITEK
October 17, 2008
DCC CONTROLLED

| | | | | | |
|------------|----------|----|---|---|---|
| R_ISWAP_GB | 0x04C[2] | RW | 1 | G Data Bus Swap B Data Bus 0: Disable 1: Enable | 0 |
| R_VD_PATH | 0x04C[3] | RW | 1 | Set to 1 | 0 |




Figure 6-11 Input Data Path Setup

BITEK
For Your Reference Only



6.20 Input Mode Selection

BIT1625 經由 Register 設定決定輸入模式，其相關 Registers 設定，請參考下表，相對應之方塊圖請參考錯誤！找不到參照來源。。

Table 6-22 Input Mode Selection Register

| Mnemonic | Address | R/W | Bits | Description | Default |
|---------------|------------|-----|------|--|---------|
| R_IHS_SEL | 0x04B[0] | RW | 1 | Set to 1 | 0 |
| R_IVS_SEL | 0x04B[1] | RW | 1 | Set to 1 | 0 |
| R_POL_IHS | 0x04B[2] | RW | 1 | External HSYNC Polarity 0: Normal 1: Invert | 0 |
| R_POL_IVS | 0x04B[3] | RW | 1 | External VSYNC Polarity 0: Normal 1: Invert | 1 |
| R_SEL_EVEN | 0x04B[5:4] | RW | 2 | Even/Odd Signal Selection 00: ITU656-Even Signal 01: Visual Even/Odd Signal 10: Always Even Field 11: Always Odd Field | 00 |
| R_EXT_SYNC | 0x04B[6] | RW | 1 | Set to 1 | 0 |
| R_SORT_656 | 0x04C[6:4] | RW | 3 | Set to 000 | 000 |
| R_VISUAL_TYPE | 0x04C[7] | RW | 1 | Visual Even/Odd Mode 0: Normal Even/Odd Mode 1: Always Changes by VSYNC | 0 |
| R_SRC_SEL | 0x04D[1:0] | RW | 2 | Set to 1x | 00 |
| R_SWAP_UV | 0x04D[2] | RW | 1 | Swap U and V signal 0: Disable 1: Enable | 0 |
| R_IMODE | 0x04D[3] | RW | 1 | Set to 1 | 0 |
| R_PCLK_BASE | 0x04D[5:4] | RW | 2 | Input Active Pixel Mode 00: 1-Pixel Mode 01: 2-Pixel Mode 10: 3-Pixel Mode 11: 4-Pixel Mode | 01 |

碩頓科技 BiTEK

管 October 17, 2008 制

DCC CONTROLLED

6.21 Auto Switch

BIT1625 針對Input Windows、Scaling Factor和Timing setup提供兩組Registers設定，可分別設定為自動或手動切換模式，當在自動模式時BIT1625 將會判別輸入訊號為 50Hz or 60Hz自動切換至相對應的Registers群組，其相關Registers設定請參考 **Table 6-23**。

Table 6-23 Auto Switch Register

| Mnemonic | Address | R/W | Bits | Description | Default |
|---------------|----------|-----|------|---|---------|
| R_AUTO_SWITCH | 0x04A[6] | RW | 1 | Auto Switch Mode 0: Manual Mode 1: Auto Mode | 1 |
| R_SWITCH_MODE | 0x04A[7] | RW | 1 | Manual Mode Selection 0: Select Mode 0 1: Select Mode 1 | 1 |

6.22 Display Window Setup

BIT1625 定義了一個Display Window的區域，將Scaling後的影像資料顯示於此區域內，因此在Timing許可下，可任意做上下左右Move (Pan) 和Resize的動作，其相關Registers設定請參考 **Table 6-24**，相對應之示意圖請參考 **Figure 6-12**。

Table 6-24 Display Windows Register

| Mnemonic | Address | R/W | Bits | Description | Default |
|--------------|------------------------|-----|------|--|---------|
| R_PRDIS_ACTX | 0x052[6:4], 0x04F[7:0] | RW | 11 | Display Window Pre-Scaling Active Horizontal Width | 0x1E0 |
| R_DIS_YS | 0x052[1:0], 0x050[7:0] | RW | 10 | Display Window Vertical Start Position | 0x005 |
| R_DIS_YW | 0x052[3:2], 0x051[7:0] | RW | 10 | Display Window Vertical End Position | 0x0F0 |
| R_DIS_XS | 0x055[1:0], 0x053[7:0] | RW | 10 | Display Window Horizontal Start Position | 0x020 |
| R_DIS_XW | 0x055[6:4], 0x054[7:0] | RW | 11 | Display Window Horizontal End Position | 0x200 |
| R_DIS_XW1 | 0x058[2:0], 0x056[7:0] | RW | 11 | Display Window Active Horizontal Width On Linear Mode: Define All Region On Anzoom Mode: Define 2 Region | 0x320 |
| R_DIS_XW2 | 0x058[6:4], 0x057[7:0] | RW | 11 | Display Window Active Horizontal Width On Linear Mode: No Active On Anzoom Mode: Define 1 and 3 Region | 0x320 |




Figure 6-12 Display Window Setup

6.23 Scaling Engine

BIT1625 可分別針對垂直 (Vertical) 和水平 (Horizontal) 方向做 Scaling 處理，其相關設定及說明如下。




Figure 6-13 Scaling Function

6.23.1 Horizontal Scaling Down Engine

BIT1625 可針對水平方向預作縮小處理，以符合 Buffer 深度。其相關設定請參考 **Table 6-25**。

Table 6-25 Horizontal Scale Down Register

| Mnemonic | Address | R/W | Bits | Description | Default |
|--------------------|---------------------------|-----|------|--|---------|
| R_PRESCX_START | 0x05B[7:4], 0x059[7:0] | RW | 12 | Horizontal Scaling Down Start Value | 0x0B5 |
| R_PRESCX_SHIFT | 0x05B[2:0], 0x05A[7:0] | RW | 11 | Horizontal Scaling Down Shift Value | 0x16A |
| R_PRESCX_FIX | 0x05C[5:4], 0x05D[7:0] | RW | 10 | Horizontal Scaling Down Fix Value | 0x140 |
| R_PRESCX_EN | 0x05C[0] | RW | 1 | Horizontal Scaling Down Enable 0: Disable (Bypass Mode) 1: Enable (Scale Mode) | 1 |
| R_PRESCX_FILTER_EN | 0x05C[1] | RW | 1 | Horizontal Scaling Down Filter Enable 0: Disable (Bypass Mode) 1: Enable (Filter Mode) | 1 |
| R_PRESCX_FILTER | 0x05C[2] | RW | 1 | Horizontal Scaling Down Filter Type 0: Bi-Linear Filter 1: Box Filter | 0 |
| R_PRE_FIX2_EN | 0x05C[3] | RW | 1 | Scaling Down Factor 2 Enable 0: Disable (Bypass Mode) 1: Enable (Scale Down 2 Mode) | 0 |
| R_PRESCX_OVER | 0x05C[7] | RW | 1 | Scaling Down Factor over 2 0: Disable (Factor under 2) 1: Enable (Factor over 2) | 0 |

6.23.2 Horizontal Scaling UP Engine

BIT1625 可針對水平方向作放大處理，以符合Panel解析度。其相關設定請參考 **Table 6-26**。

Table 6-26 Horizontal Scaling UP Register

| Mnemonic | Address | R/W | Bits | Description | Default |
|---------------|------------------------|-----|------|--|---------|
| R_SCX_START | 0x061[1:0], 0x05E[7:0] | RW | 10 | Horizontal Start Value | 0x06C |
| R_SCX1_SHIFT | 0x05F[7:0] | RW | 8 | Horizontal Zone 1 Shift Value | 0xD8 |
| R_SCX1_FIX | 0x061[6:4], 0x060[7:0] | RW | 11 | Horizontal Zone 1 Fix Value | 0x1E0 |
| R_SCX2_SHIFT | 0x062[7:0] | RW | 8 | Horizontal Zone 2 Shift Value | 0x00 |
| R_SCX2_FIX | 0x066[2:0], 0x063[7:0] | RW | 11 | Horizontal Zone 2 Fix Value | 0x000 |
| R_SCX1_INC | 0x066[5:4], 0x064[7:0] | RW | 10 | Non-Linear Increase Value | 0x000 |
| R_SCX2_DEC | 0x066[7:6], 0x065[7:0] | RW | 10 | Non-Linear Decrease Value | 0x000 |
| R_SCX_EN | 0x067[0] | RW | 1 | Horizontal Scaling Enable 0: Disable (Bypass Mode) 1: Enable (Scale Mode) | 0 |
| R_SCX_FILTER | 0x067[3:2] | RW | 2 | Horizontal Scaling Filter Type 11: Bypass Filter 10: Box Filter 01: Bi-Linear Filter 00: Catrom Filter | 00 |
| R_ANZOOM_TYPE | 0x067[6] | RW | 1 | Wide Screen Type 0: 3-Zone Wide Screen 1: Non-Liner Wide Screen | 0 |
| R_ANZOOM_EN | 0x067[7] | RW | 1 | Wide Screen Mode Enable 0: Disable 1: Enable | 0 |

BiTEK
For Your Reference

碩頓科技 BiTEK
管 October 17, 2008 制
DCC CONTROLLED

6.23.3 Vertical Scaling Engine

BIT1625 可依據Auto Switch Mode所選擇的模式 (Mode 0/Mode 1)，自動切換適合的參數，針對影像垂直方向分別做放大或縮小處理，以符合Panel解析度。其相關設定請參考 **Table 6-27**。

Table 6-27 Vertical Scaling Down Register

| Mnemonic | Address | R/W | Bits | Description | Default |
|--------------------|---------------------------|-----|------|---|---------|
| R_SCYE_START_M0 | 0x06C[1:0], 0x068[7:0] | RW | 10 | Vertical Start Value for Even Field on Switch Mode 0 | 0x07A |
| R_SCYO_START_M0 | 0x06C[3:2], 0x069[7:0] | RW | 10 | Vertical Start Value for Odd Field on Switch Mode 0 | 0x09E |
| R_SCY_SHIFT_M0 | 0x06C[4], 0x06A[7:0] | RW | 9 | Vertical Shift Value on Switch Mode 0 | 0x130 |
| R_SCY_FIX_M0 | 0x06C[6:5], 0x06B[7:0] | RW | 10 | Vertical Fix Value on Switch Mode 0 | 0x000 |
| R_UPDN_SEL_M0 | 0x06C[7] | RW | 1 | Vertical Scaling Mode 0: Scaling Down Mode 1: Scaling Up Mode | 0 |
| R_SCY_EN_M0 | 0x06D[0] | RW | 1 | Vertical Scaling Function Enable on Switch Mode 0 0: Disable (Bypass Mode) 1: Enable (Scaling Mode) | 1 |
| R_SCY_FILTER_EN_M0 | 0x06D[1] | RW | 1 | Vertical Scaling Filter Enable 0: Disable 1: Enable | 1 |
| R_SCY_FILTER_M0 | 0x06D[2] | RW | 1 | Vertical Scaling Filter Type on Switch Mode 0 0: Bi-Linear Filter 1: Box Filter | 0 |
| R_LINE_CUT_M0 | 0x06D[5] | RW | 1 | Vertical Pre-Scaling Down Enable on Auto Switch Mode 0 0: Disable 1: Enable | 0 |
| R_CUT_MODE_M0 | 0x06D[6] | RW | 1 | Vertical Pre-Scaling Down Mode on Auto Switch Mode 0 0: Even Line 1: Odd Line | 0 |
| R_CUT_AUTO_M0 | 0x06D[7] | RW | 1 | Vertical Pre-Scaling Change Mode on Auto Switch Mode 0 0: Manual (R_CUT_MODE) 1: Auto (Even/Odd) | 0 |
| R_SCYE_START_M1 | 0x072[1:0], 0x06E[7:0] | RW | 10 | Vertical Start Value for Even Field on Switch Mode 1 | 0x01B |
| R_SCYO_START_M1 | 0x072[3:2], 0x06F[7:0] | RW | 10 | Vertical Start Value for Odd Field on Switch Mode 1 | 0x01B |
| R_SCY_SHIFT_M1 | 0x072[4], 0x070[7:0] | RW | 9 | Vertical Shift Value on Switch Mode 1 | 0xFF |
| R_SCY_FIX_M1 | 0x072[6:5], 0x071[7:0] | RW | 10 | Vertical Fix Value on Switch Mode 1 | 0x089 |
| R_UPDN_SEL_M1 | 0x072[7] | RW | 1 | Vertical Scaling Mode on Switch Mode 1 0: Scaling Down Mode 1: Scaling Up Mode | 0 |

硕顿科技 BITEK

管 制 October 17, 2008

DCC CONTROLLED

| | | | | | |
|--------------------|----------|----|---|---|---|
| R_SCY_EN_M1 | 0x073[0] | RW | 1 | Vertical Scaling Function Enable on Switch Mode 1 0: Disable (Bypass Mode) 1: Enable (Scale Mode) | 1 |
| R_SCY_FILTER_EN_M1 | 0x073[1] | RW | 1 | Vertical Scaling Filter Enable 0: Disable 1: Enable | 1 |
| R_SCY_FILTER_M1 | 0x073[2] | RW | 1 | Vertical Scaling Filter Enable on Switch Mode 1 0: Bi-Linear Filter 1: Box Filter | 0 |
| R_LINE_CUT_M1 | 0x073[5] | RW | 1 | Vertical Pre-Scaling Down Enable on Auto Switch Mode 1 0: Disable 1: Enable | 0 |
| R_CUT_MODE_M1 | 0x073[6] | RW | 1 | Vertical Pre-Scaling Down Mode on Auto Switch Mode 1 0: Even Line 1: Odd Line | 0 |
| R_CUT_AUTO_M1 | 0x073[7] | RW | 1 | Vertical Pre-Scaling Change Mode on Auto Switch Mode 1 0: Manual (R_CUT_MODE_Mx) 1: Auto (Even/Odd) | 0 |

6.24 Timing Adjustment

BIT1625 Timing 調整原則：

1. IVREF (t1) 總長度與OVREF (t2) 相近且小於OVREF (t2) (參考 Figure 6-14)。
2. 修正 Line Buffer 所產生的 Error (Overflow or Underflow)。

Table 6-28 Timing Adjust Register

| Mnemonic | Address | R/W | Bits | Description | Default |
|-----------------|------------------------|-----|------|--|---------|
| R_MASTER_DLY_M0 | 0x074[7:0] | RW | 8 | Output VSYNC Synchronize Delay Time (Base on IHSYNC) on Switch Mode 0 | 0x16 |
| R_DLYE_OCLK_M0 | 0x077[3:0], 0x075[7:0] | RW | 12 | Even Field Output VSYNC Synchronize Delay Time (Base on LCLK) on Switch Mode 0 | 0x075 |
| R_DLYO_OCLK_M0 | 0x077[7:4], 0x076[7:0] | RW | 12 | Odd Field Output VSYNC Synchronize Delay Time (Base on LCLK) on Switch Mode 0 | 0x071 |
| R_MASTER_DLY_M1 | 0x078[7:0] | RW | 8 | Output VSYNC Synchronize Delay Time (Base on IHSYNC) on Switch Mode 1 | 0x13 |
| R_DLYE_OCLK_M1 | 0x07B[3:0], 0x079[7:0] | RW | 12 | Even Field Output VSYNC Synchronize Delay Time (Base on LCLK) on Switch Mode 1 | 0x266 |
| R_DLYO_OCLK_M1 | 0x07B[7:4], 0x07A[7:0] | RW | 12 | Odd Field Output VSYNC Synchronize Delay Time (Base on LCLK) on Switch Mode 1 | 0x066 |
| R_HCOUNT | 0x169[6:0], 0x168[7:0] | R | 15 | Horizontal Counter | - |

硕碩科技 BITEK
管 制
DCC CONTROLLED




Figure 6-14 Timing Adjustment VREF Information

6.25 Image Enhancement

BIT1625 提供多樣的調整機制，使用者可依據需求針對影像作調整，以獲得最佳之顯示效果。處理單元包括 Scaler 之前的前置處理與 Scaler 之後的後置處理兩部份。相關架構請參考下圖。




Figure 6-15 Image Enhancement

6.25.1 Post-Processing Brightness and Contrast Adjustment

BIT1625 針對 RGB Domain 的個別 Channel，分別提供 Brightness 和 Contrast 調整。其架構及相對應設定如下所示。

| Table 6-29 Post-Processing Brightness and Contrast Register | | | | | |
|---|------------|-----|------|--|---------|
| Mnemonic | Address | R/W | Bits | Description | Default |
| R_BRIGHTNESS_R | 0x07C[7:0] | RW | 8 | R Channel Brightness Value | 0x80 |
| R_BRIGHTNESS_G | 0x07D[7:0] | RW | 8 | G Channel Brightness Value | 0x80 |
| R_BRIGHTNESS_B | 0x07E[7:0] | RW | 8 | B Channel Brightness Value | 0x80 |
| R_CONTRAST_R | 0x07F[7:0] | RW | 8 | R Channel Contrast Value | 0x80 |
| R_CONTRAST_G | 0x080[7:0] | RW | 8 | G Channel Contrast Value | 0x80 |
| R_CONTRAST_B | 0x081[7:0] | RW | 8 | B Channel Contrast Value | 0x80 |
| R_CONTRAST_TYPE | 0x090[0] | RW | 1 | Contrast Adjust Type 0: Type 1 1: Type 2 | 0 |

碩頓科技 BITEK
管 October 17, 2008 制
DCC CONTROLLED

6.25.2 Pre-Processing Brightness and Contrast Adjustment

BIT1625 針對 Y Domain 提供 Brightness 和 Contrast 的調整。其輸入對輸出曲線及相對應設定如下所示。

Table 6-30 Pre-Processing Brightness and Contrast Register

| Mnemonic | Address | R/W | Bits | Description | Default |
|---------------|------------|-----|------|--|---------|
| R_BRIGHTNESS | 0x082[7:0] | RW | 8 | Brightness Value Adjustment Range: -128 ~ +127 0x00 = -128; 0x80 = 0; 0xFF = +127 | 0x80 |
| R_CONTRAST | 0x083[7:0] | RW | 8 | Contrast Value for Middle Range Adjustment Range: 0.0 ~ 1.9922 0x00 = 0.0; 0x80 = 1; 0xFF = 1.9922 | 0x80 |
| R_WHITE_SLOPE | 0x084[7:0] | RW | 8 | Contrast Value for White Range Adjustment Range: 0.0 ~ 1.9922 0x00 = 0.0; 0x80 = 1; 0xFF = 1.9922 | 0x80 |
| R_BLACK_SLOPE | 0x085[7:0] | RW | 8 | Contrast Value for Black Range Adjustment Range: 0.0 ~ 1.9922 0x00 = 0.0; 0x80 = 1; 0xFF = 1.9922 | 0x80 |
| R_WHITE_START | 0x086[4:0] | RW | 5 | White Range Start Position Adjustment Range: 0xE0 ~ 0xFF 0x00 = 0xE0; 0x3F = 0xFF | 0x00 |
| R_BLACK_START | 0x087[4:0] | RW | 5 | Black Range Start Position Adjustment Range: 0x00 ~ 0x1F 0x00 = 0x00; 0x1F = 0x1F | 0x00 |

6.25.3 Sharpness Process

BIT1625 針對 Y Domain Data 提供 Sharpness 處理可強化影像之銳利度，其相對應設定如下所示。

Table 6-31 Sharpness and Smoothness Process Register

| Mnemonic | Address | R/W | Bits | Description | Default |
|---------------|------------|-----|------|---|---------|
| R_UNSHARP_VAL | 0x08A[6:0] | RW | 7 | Sharpness Value Adjustment Range: 0~127 0x00: Least Sharpness 0x7F: Most Sharpness | 0x00 |
| R_UNSHARP_EN | 0x08A[7] | RW | 1 | Sharpness Enable 0: Disable 1: Enable | 0 |
| R_UNSHARP_THD | 0x08B[5:0] | RW | 6 | Sharpness Threshold Value | 0x00 |

碩頓科技 BITEK

管 October 17, 2008 制

DCC CONTROLLED

6.25.4 Saturation and Kill Color Process

BIT1625 針對 UV Domain Data 提供 Saturation 和 Kill Color 的處理，可讓使用者依喜好調到較佳的色彩影像，其相對應設定如下所示。

| Table 6-32 UV Domain Register | | | | | |
|-------------------------------|------------|-----|------|--|---------|
| Mnemonic | Address | R/W | Bits | Description | Default |
| R_SAT_U | 0x08C[6:0] | RW | 7 | U Saturation Value Adjustment Range: 0.0 ~ 1.9843 0x00=0.0; 0x40=1.0; 0x7F=1.9843 | 0x40 |
| R_SAT_V | 0x08D[6:0] | RW | 7 | V Saturation Value Adjustment Range: 0.0 ~ 1.9843 0x00=0.0; 0x40=1.0; 0x7F=1.9843 | 0x40 |
| R_SAT_MODE | 0x08C[7] | RW | 1 | V Saturation Value Reference with R_SAT_U 0: Disable 1: Simultaneously Adjust R_SAT_U and R_SAT_V (From R_SAT_U) | 1 |
| R_KILL_COLOR | 0x090[6] | RW | 1 | Control Kill Color Enable 0: Disable 1: Enable | 0 |

6.25.5 Chroma Transient Improvement (CTI)

BIT1625 提供Chroma Transient Improvement (CTI)，相關Registers請參考 Table 6-33。

| Table 6-33 Chroma Transient Improvement Register | | | | | |
|--|------------|-----|------|---|---------|
| Mnemonic | Address | R/W | Bits | Description | Default |
| R_CTI_THD | 0x08E[7:0] | RW | 8 | CTI Process Threshold Value | 0x01 |
| R_CTI_U_SEL | 0x08F[2:0] | RW | 3 | CTI Level Selection for U Domain 000: Least CTI Enhancement 111: Most CTI Enhancement | 111 |
| R_CTI_V_SEL | 0x08F[6:4] | RW | 3 | CTI Level Selection for V Domain 000: Least CTI Enhancement 111: Most CTI Enhancement | 111 |
| R_CTI_EN | 0x08F[7] | RW | 1 | CTI Enable 0: Disable 1: Enable | 0 |

6.25.6 Color Space Conversion

BIT1625 提供兩種 Color Space Conversion，用以轉換YUV Color Domain to RGB Color Domain相關Registers請參考 Table 6-34。

| Table 6-34 Color Space Converter Register | | | | | |
|---|----------|-----|------|---|---------|
| Mnemonic | Address | R/W | Bits | Description | Default |
| R_Y2R_SEL | 0x090[7] | RW | 1 | Color Space Conversion 0: No Gamma-Correction 1: Gamma-Correction | 0 |

碩頓科技 BiTEK

管 October 17, 2008 制

DCC CONTROLLED

6.25.7 LUT Gamma Correction

BIT1625 內建LUT-base Gamma Correction Function，其相關記憶體對應為 0x200~0x2FF，相關 Registers 請參考 Table 6-35。

| Table 6-35 LUT Gamma Register | | | | | |
|-------------------------------|------------|-----|------|--|---------|
| Mnemonic | Address | R/W | Bits | Description | Default |
| R_GAMMA_EN | 0x090[2] | RW | 1 | Gamma LUT Enable 0: Gamma RAM R/W Mode 1: Gamma Correction Mode | 0 |
| R_GAMMA_SEL | 0x090[4:3] | RW | 2 | Gamma LUT RAM R/W Selection 00: Red 01: Green 10: Blue 11: Write RGB, Read Forbiddance | 00 |

6.25.8 Dither

BIT1625 內建 User Programmable Dither Function 能使 6 Bits Panel Display 得到更佳的顯示品質，相關 Registers 請參考下表。

| Table 6-36 Dither Register | | | | | |
|----------------------------|------------|-----|------|--|---------|
| Mnemonic | Address | R/W | Bits | Description | Default |
| R_DITHER_EN | 0x090[1] | RW | 1 | Dither Function Enable 0: Disable 1: Enable | 0 |
| R_DITHER_EVEN | 0x091[7:0] | RW | 8 | Even Field Dither Factor | 0x87 |
| R_DITHER_ODD | 0x092[7:0] | RW | 8 | Odd Field Dither Factor | 0x78 |
| R_DITHER_MASK | 0x090[5] | RW | 1 | OSD Area Dither Mask Enable 0: Disable 1: Enable | 1 |

6.25.9 DAC Correction

BIT1625 有一 DAC 誤差修正演算法，可以修正 DAC 誤差，其相關 Registers 設定請參考下表。

| Table 6-37 DAC Correction Register | | | | | |
|------------------------------------|------------|-----|------|---|---------|
| Mnemonic | Address | R/W | Bits | Description | Default |
| R_DAC_B | 0x095[7:0] | RW | 8 | B Offset Factor | 0x80 |
| R_DAC_C | 0x096[7:0] | RW | 8 | C Slope Factor | 0x80 |
| R_DAC_CEN | 0x097[0] | RW | 1 | DAC Correct Function Enable 0: Disable 1: Enable | 0 |
| R_DAC_CTYPE | 0x097[1] | RW | 1 | C Slope Type 0: Central Point Mode 1: Normal Mode | 0 |

碩頓科技 BiTEK

管 October 17, 2008 制

DCC CONTROLLED

6.25.10 Clamp and Linear Mapping

BIT1625 有輸出範圍線性對映運算單元，並附帶箝位功能，其運算單元位於Gamma Correction的後級，可以對Gamma Correction後的RGB圖像再進行調整，其相關設定Registers請參考 **Table 6-38**。當只需要輸出箝位功能時，只要將R_CLAMP_EN設為 1，並由輸出最大值 MAX回推 R_OUT_DACMAP_SPACE值，最小值MIN回推R_OUT_DACMAP_LB值，即可使RGB輸出值介於MAX到MIN之間。公式如下：

$$MAX = 256 + R_OUT_DACMAP_SPACE (V)$$

$$MIN = R_OUT_DACMAP_LB (V)$$

當輸出需要線性對映功能時，則可以設定R_DACMAP_EN為 1，且將R_CLAMP_EN設為 0，其輸出範圍與上面公式相同，比較輸入與輸出線性關係，在R_CLAMP_EN為 1 時，其輸入輸出轉換曲線斜率為 1，而R_DACMAP_EN = 1 時，則可以透過R_OUT_DACMAP_LB與R_OUT_DACMAP_SPACE調整，其差別可以參考 **Figure 6-16** 及 **Figure 6-17**。

Table 6-38 Clamp and Linear Mapping Register

| Mnemonic | Address | R/W | Bits | Description | Default |
|--------------------|------------|-----|------|---|---------|
| R_CLAMP_EN | 0x97[2] | RW | 1 | Clamp Function 0: Disable 1: Enable | 0 |
| R_DACMAP_EN | 0x94[7] | RW | 1 | Linear Mapping Function 0: Disable (Bypass) 1: Enable | 0 |
| R_OUT_DACMAP_LB | 0x094[6:0] | RW | 7 | Low Bound | 0x67 |
| R_OUT_DACMAP_SPACE | 0x093[7:0] | RW | 8 | Up Bound - Low Bound | 0x99 |




Figure 6-16 Linear Mapping




Figure 6-17 DAC Clamp

碩頓科技 BITEK

管 October 17, 2008 制

DCC CONTROLLED

6.26 PWM Function

BIT1625 提供三組可獨立設定之PWM輸出，可藉此控制背光、聲音等裝置，其相關Registers設定請參考下表，相對應之示意圖請參考 Figure 6-18。

Table 6-39 PWM Function Register

| Mnemonic | Address | R/W | Bits | Description | Default |
|-------------|------------------------|-----|------|--|---------|
| R_PWM1_FREQ | 0x099[3:0], 0x098[7:0] | RW | 12 | PWM1 Output Cycles | 0x100 |
| R_PWM1_REF | 0x099[7:4] | RW | 4 | PWM1 Reference Cycles | 0x1 |
| R_PWM1_DUTY | 0x09B[3:0], 0x09A[7:0] | RW | 12 | PWM1 Output Duty Cycle | 0x080 |
| R_PWM1_EN | 0x09C[0] | RW | 1 | PWM1 Function Enable 0: Disable 1: Enable | 1 |
| R_PWM1_POL | 0x09C[1] | RW | 1 | PWM1 Output Polarity 0: Normal 1: Invert | 0 |
| R_PWM1_SYNC | 0x09C[3:2] | RW | 2 | PWM1 Synchronized with VSYNC 11: Synchronized with Input VSYNC 10: Synchronized with Output VSYNC 0x: Not Synchronized with VSYNC | 00 |
| R_PWM1_INV | 0x09C[4] | RW | 1 | PWM2 Output Selection 0: PWM2 Signal 1: Invert PWM1 Signal | 0 |
| R_PWM_OUT | 0x09C[5] | RW | 1 | SRGB PWM Enable 0: Disable 1: Enable | 0 |
| R_PWM2_FREQ | 0x09E[3:0], 0x09D[7:0] | RW | 12 | PWM2 Output Cycles | 0x200 |
| R_PWM2_REF | 0x09E[7:4] | RW | 4 | PWM2 Reference Cycles | 0x3 |
| R_PWM2_DUTY | 0x0A0[3:0], 0x09F[7:0] | RW | 12 | PWM2 Output Duty Cycle | 0x100 |
| R_PWM2_EN | 0x0A1[0] | RW | 1 | PWM2 Function Enable 0: Disable 1: Enable | 1 |
| R_PWM2_POL | 0x0A1[1] | RW | 1 | PWM2 Output Polarity 0: Normal 1: Invert | 0 |
| R_PWM2_SYNC | 0x0A1[3:2] | RW | 2 | PWM2 Synchronized with VSYNC 11: Synchronized with Input VSYNC 10: Synchronized with Output VSYNC 0x: Not Synchronized with VSYNC | 11 |
| R_PWM3_FREQ | 0x0A3[3:0], 0x0A2[7:0] | RW | 12 | PWM3 Output Cycles | 0x300 |
| R_PWM3_REF | 0x0A3[7:4] | RW | 4 | PWM3 Reference Cycles | 0x0 |
| R_PWM3_DUTY | 0x0A5[3:0], 0x0A4[7:0] | RW | 12 | PWM3 Output Duty Cycle | 0x150 |
| R_PWM3_EN | 0x0A6[0] | RW | 1 | PWM3 Function Enable 0: Disable 1: Enable | 1 |
| R_PWM3_POL | 0x0A6[1] | RW | 1 | PWM3 Output Polarity 0: Normal 1: Invert | 0 |

碩頓科技
BITEK
管 制
October 17, 2008

DCC CONTROLLED

| | | | | | |
|-------------|------------|----|---|--|----|
| R_PWM3_SYNC | 0x0A6[3:2] | RW | 2 | PWM3 Synchronized with VSYNC 11: Synchronized with Input VSYNC 10: Synchronized with Output VSYNC 0x: Not Synchronized with VSYNC | 11 |
|-------------|------------|----|---|--|----|




Figure 6-18 PWM Function

6.27 Video Decoder

6.27.1 Video Decoder Feature

- Three analog inputs, internal analog source selectors, e.g. CVBS x3 or Y/C x1 or (Y/C x1 and CVBS x1)
- Two 10-bit video CMOS Analog-to-Digital Converters (ADCs) in differential CMOS style for best S/N-performance
- Fully programmable static gain or automatic gain control (AGC) for the selected CVBS or Y/C channel : 0~12db (Analog) and 0~18db (Digital)
- Automatic Clamp Control (ACC) for CVBS, Y and C
- On-chip clock generator
- Digital PLL for synchronization and clock generation from all standards and non-standard video sources e.g. consumer grade VTR
- Requires only one crystal (24.576 MHz) for all standards
- Automatic detection of 50 and 60 Hz field frequency, and automatic switching between PAL and NTSC standards
- Accepts NTSC (J, M, 4.43), PAL (60, B, D, G, H, I, M, N), and SECAM (B, D, G, K, K1, L) video signal
- User programmable luminance peaking or aperture correction
- Adaptive 3/5-line comb filter for two dimensional chrominance/luminance separation
- PAL delay line for correcting PAL phase errors
- Brightness Contrast Saturation (BCS) and Hue control on-chip
- Multi-standard VBI-data slicer decoding closed caption
- MV copy protection detection
- User programmable sharpness filter
- User programmable U/V Gain and CTI function

碩頓科技 BiTEK

管 October 17, 2008 制

DCC CONTROLLED

6.27.2 Video Decoder Architectures




Figure 6-19 Video Decoder Block Diagram

6.27.3 Video Decoder Adjustment

BIT1625 針對內建之 Video Decoder 提供多樣的處理機制，使用者可依據需求針對影像作調整，以獲得最佳之顯示效果。相關架構請參考下列小節。

6.27.3.1 Brightness and Contrast

BIT1625 針對 Y Domain 做 Brightness 和 Contrast 的調整。其相對應設定如下所示。

Table 6-40 Color Adjustment Register

| Mnemonic | Address | R/W | Bits | Description | Default |
|-----------------|------------|-----|------|-------------------|---------|
| R_BRIGHTNESS_VD | 0x0A8[7:0] | RW | 8 | Brightness Value | 0x8A |
| R_CONTRAST_VD | 0x0A9[7:0] | RW | 8 | Contrast Value | 0x71 |
| R_BLACKLEVEL_VD | 0x0AA[7:0] | RW | 8 | Black Level Value | 0x80 |

6.27.3.2 Sharpness Process

BIT1625 針對 Y Domain Data 提供 Sharpness 處理，可強化影像之銳利度，其相對應設定如下所示。

Table 6-41 Sharpness and Smoothness Process Register

| Mnemonic | Address | R/W | Bits | Description | Default |
|------------------|-----------|-----|------|---|---------|
| R_UNSHARP_VAL_VD | 0xB1[6:0] | RW | 7 | Sharpness value Adjustment Range: 0 ~ 127 0x00: Least sharpness 0x7F: Most sharpness | 0x00 |
| R_UNSHARP_EN_VD | 0xB1[7] | RW | 1 | Sharpness Enable 0: Disable 1: Enable | 0 |
| R_UNSHARP_THD_VD | 0xB2[5:0] | RW | 6 | Sharpness Threshold Value | 0x00 |

碩頓科技 **BiTEK**

管 October 17, 2008 制

DCC CONTROLLED

6.27.3.3 UV Gain, Saturation and Kill Color

BIT1625 針對 UV Domain Data 提供 UV gain、Saturation、Hue 和 Kill Color 的處理，可讓使用者依喜好調到較佳的色彩影像，其相對應設定如下所示。

Table 6-42 UV Domain Register

| Mnemonic | Address | R/W | Bits | Description | Default |
|-----------------|------------|-----|------|--|---------|
| R_UGAIN_VD | 0x0AC[7:0] | RW | 8 | U Gain Value Adjustment | 0x80 |
| R_VGAIN_VD | 0x0AD[7:0] | RW | 8 | V Gain Value Adjustment | 0x80 |
| R_SAT_MODE_VD | 0x0AE[7] | RW | 1 | Saturation Adjust Control 0: Normal 1: Simultaneously Adjust R_SAT_U_VD and R_SAT_V_VD (From R_SAT_U_VD) | 1 |
| R_SAT_U_VD | 0x0AE[6:0] | RW | 7 | U Saturation Value Adjustment Range: 0.0 ~ 1.9843 0x00=0.0; 0x40=1.0; 0x7F=1.9843 | 0x40 |
| R_SAT_V_VD | 0x0AF[6:0] | RW | 7 | V Saturation Value Adjustment Range: 0.0 ~ 1.9843 0x00=0.0; 0x40=1.0; 0x7F=1.9843 | 0x40 |
| R_CHROMA_HUE_VD | 0x0AB[7:0] | RW | 8 | Chrominance Hue Control 01111111: +178.6° 00000000: 0° 10000000: -180° | 0x00 |
| R_KILL_COLOR_VD | 0x0B3[7] | RW | 1 | Control Kill Color Enable 0: Disable 1: Enable | 0 |
| R_VDLY_VD | 0x0B0[1:0] | RW | 2 | V Data Delay 00: Delay 0 01: Delay 1 10: Delay 2 11: Delay 3 | 01 |
| R_UDLY_VD | 0x0B0[3:2] | RW | 2 | U Data Delay 00: Delay 0 01: Delay 1 10: Delay 2 11: Delay 3 | 01 |

6.27.3.4 Chroma Transient Improvement (CTI)

BIT1625 提供Chroma Transient Improvement (CTI) , 相關Registers請參考 **Table 6-43**。

Table 6-43 Chroma Transient Improvement Register

| Mnemonic | Address | R/W | Bits | Description | Default |
|---------------|------------|-----|------|---|---------|
| R_CTLTHD_VD | 0x0B4[7:0] | RW | 8 | CTI Process Threshold Value | 0x10 |
| R_CTL_EN_VD | 0x0B3[0] | RW | 1 | CTI Enable 0: Disable 1: Enable | 0 |
| R_CTL_USEL_VD | 0x0B3[3:1] | RW | 3 | CTI Level Selection for U Domain 000: Least CTI Enhancement 111: Most CTI Enhancement | 001 |
| R_CTL_VSEL_VD | 0x0B3[6:4] | RW | 3 | CTI Level Selection for V Domain 000: Least CTI Enhancement 111: Most CTI Enhancement | 001 |

硕碩科技 BITEK 管 制

DCC CONTROLLED

6.27.4 Synchronization Process

Synchronization Process Block 從 Y/C 分離後的 Luminance 的信號中，分離解出 HSYNC 和 VSYNC 的信號。




Figure 6-20 Synchronization Process

Table 6-44 Synchronization Process Register

| Mnemonic | Address | R/W | Bits | Description | Default |
|----------------|------------|-----|------|---|---------|
| R_SYNC_IDEL | 0x0B5[7:0] | RW | 8 | Horizontal Increment Delay | 0x4A |
| R_SYNC_HSYS | 0x0B6[7:0] | RW | 8 | Horizontal Sync Start | 0x2F |
| R_SYNC_HSYE | 0x0B7[7:0] | RW | 8 | Horizontal Sync End | 0xFF |
| R_SYNC_HCS | 0x0B8[7:0] | RW | 8 | Clamp Signal Start | 0xF2 |
| R_SYNC_HCE | 0x0B9[7:0] | RW | 8 | Clamp Signal End | 0xC0 |
| R_SYNC_HSS | 0x0BA[7:0] | RW | 8 | Horizontal Delay | 0xFD |
| R_BGPU_POINT_N | 0x0BB[7:0] | RW | 8 | Burst Start Point for 60Hz Signal | 0x06 |
| R_BGPU_POINT_P | 0x0BC[7:0] | RW | 8 | Burst Start Point for 50Hz Signal | 0x16 |
| R_SLICER_THD | 0x0BD[7:0] | RW | 8 | Sync-Slicer Threshold | 0x00 |
| R_VNOISE_MODE | 0x0BE[1:0] | RW | 2 | VSYNC Noise Reduction Mode 00: Normal Mode 01: Fast Mode 10: Free-Run Mode 11: Bypass Mode | 01 |
| R_FIDT_THD | 0x0BE[7:4] | RW | 4 | 50/60Hz Detection Threshold | 0x8 |
| R_SYNC_LPADJ | 0x0BF[1:0] | RW | 2 | Loop Filter Tracker Speed | 11 |
| R_SYNC_PDGAIN | 0x0BF[3:2] | RW | 2 | Loop Filter Phase Tracker Factor | 11 |
| R_SYNC_LPLMT | 0x0BF[4] | RW | 1 | Loop Filter Phase Adjustment Speed | 0 |
| R_SYNC_HPLL | 0x0BF[6:5] | RW | 2 | PLL Free-Run Mode Enable 00: Free-Run on 23.92MHz 01: Disable (Normal) 10: Free-Run on 27MHz 11: Free-Run on 30.07MHz | 01 |
| R_VTRC | 0x0BF[7] | RW | 1 | VCR Mode Enable 0: Disable 1: Enable | 0 |

碩頓科技 BiTEK

管 October 17, 2008 制

DCC CONTROLLED

6.27.5 VBI Data Slicer

BIT1625 提供 Data Slicer 功能可依據針對所設定的 Lines 及 Even/Odd，分離出 16 Bits 的 Data，並且經由 Interrupt 及 Register 提供 MCU 做後續處理，相關的 Registers 請參考下表。

Table 6-45 VBI Data Slicer Process Register

| Mnemonic | Address | R/W | Bits | Description | Default |
|----------------------|------------|-----|------|--|---------|
| R_DATA_SLICER_THD | 0x0C0[7:0] | RW | 8 | Data Slicer High/Low Threshold | 0x26 |
| R_DATA_SLICER_START | 0x0C1[7:0] | RW | 8 | Data Slicer Start Point | 0x99 |
| R_DATA_SLICER_LINE_E | 0x0C2[5:0] | RW | 6 | Data Slicer Line Selection for Even Field | 1 |
| R_DATA_SLICER_EN_E | 0x0C2[7] | RW | 1 | Data Slicer Enable for Even Field 0: Disable 1: Enable | 0x11 |
| R_DATA_SLICER_LINE_O | 0x0C3[5:0] | RW | 6 | Data Slicer Line Selection for Odd Field | 1 |
| R_DATA_SLICER_EN_O | 0x0C3[7] | RW | 1 | Data Slicer Enable for Odd Field 0: Disable 1: Enable | 0x10 |
| R_CC_DATA_SEL | 0x17C[7] | RW | 1 | Data Slicer Output (0x17A, 0x17B) Selection 0: Even Field 1: Odd Field | 0 |
| R_CC_DATA1 | 0x17A[7:0] | R | 8 | Data Slicer First Byte | - |
| R_CC_DATA2 | 0x17B[7:0] | R | 8 | Data Slicer Second Byte | - |

6.27.6 Source Detection

BIT1625 提供 Source Detection 的功能可以自動偵測AIN11 (SRC11)、AIN12 (SRC12)和AIN2 (SRC2)何者輸入有信號的變化，偵測的結果將經由 Interrupt 提供系統使用，相關的 Registers 設定請參考下表。

Table 6-46 Source Detection Process Register

| Mnemonic | Address | R/W | Bits | Description | Default |
|---------------|------------|-----|------|---|---------|
| R_CH2 THD | 0x0C4[1:0] | RW | 2 | Signal Detection Threshold for AIN2 | 00 |
| R_CH12 THD | 0x0C4[3:2] | RW | 2 | Signal Detection Threshold for AIN12 | 00 |
| R_CH11 THD | 0x0C4[5:4] | RW | 2 | Signal Detection Threshold for AIN11 | 00 |
| R_SRCDET_MODE | 0x0C4[7] | RW | 1 | Source Detection Mode 0: Disable (Normal Mode) 1: Source Detection Mode | 0 |
| R_SRC2 | 0x178[4] | R | 1 | Source Detection Result for AIN2 | - |
| R_SRC12 | 0x178[5] | R | 1 | Source Detection Result for AIN12 | - |
| R_SRC11 | 0x178[6] | R | 1 | Source Detection Result for AIN11 0: No Signal Toggle 1: Signal Toggle | - |

碩頓科技 BITEK

管 October 17, 2008 制

DCC CONTROLLED

6.27.7 Luminance Process

Table 6-47 Luminance Process Register

| Mnemonic | Address | R/W | Bits | Description | Default |
|-------------|------------|-----|------|--|---------|
| R_BPASS_SEL | 0x0C5[1:0] | RW | 2 | Band Pass Frequency Selection 00: Frequency 1 01: Frequency 2 10: Frequency 3 11: Frequency 4 | 00 |
| R_COR_SEL | 0x0C5[3:2] | RW | 2 | Coring Circuit Amplitude Value 00: Coring Factor 1 01: Coring Factor 2 10: Coring Factor 3 11: Coring Factor 4 | 00 |
| R_APER_SEL | 0x0C5[5:4] | RW | 2 | Aperture Factor 00: 0 01: 0.25 10: 0.5 11: 1.0 | 00 |
| R_CHT_EN | 0x0F0[5] | RW | 1 | Chroma Trap Enable 0: Disable 1: Enable | 1 |
| R_CHT_SEL | 0x0C5[7] | RW | 1 | Chroma-Trap Control (Internal Test) 0: Type 1 1: Type 2 | 1 |
| R_PREF_EN | 0x0C5[6] | RW | 1 | Luma Pre-Filter Enable 0: Disable 1: Enable | 0 |
| R_YDEL | 0x0C6[3:0] | RW | 4 | Y Data Path Delay 1111: Delay 16 Clocks 1000: Delay 0 Clock 0000: Delay 15 Clocks | 0x8 |

碩頓科技 BiTEK
管 October 17, 2008 制
DCC CONTROLLED

6.27.8 Chroma Process




Figure 6-21 Chroma Process Function Block

Table 6-48 Chroma Process Register

| Mnemonic | Address | R/W | Bits | Description | Default |
|-------------------|-------------------------|-----|------|--|---------|
| R_CHROMA_GAIN | 0x0C7[6:0] | RW | 7 | Chroma Fixed-Gain Value 000000: Minimum Gain (0.25) 010000: Normal Gain (1.0) 111111: Maximum Gain (3.5) | 0x21 |
| R_CHROMA_GAIN_SEL | 0x0C7[7] | RW | 1 | Chroma Gain Type Selection 0: Auto-Gain 1: Fixed-Gain (Defined on 0x0C7[6:0]) | 0 |
| R_GAIN_CTL_VALUE | 0x0C9[0], 0x0C8[7:0] | RW | 9 | Chroma Gain Reference Value | 0x100 |
| R_AUTO_KILL | 0x0C9[1] | RW | 1 | Auto Color Kill From Color Detection 0: Disable 1: Enable (Auto Kill from Color Detection) | 0 |
| R_CDV_SEL | 0x0C9[2] | RW | 1 | TV/VCR Mode Selection 0: Mode 1 1: Mode 2 | 0 |
| R_CCIR_EN | 0x0C9[3] | RW | 1 | CCIR Mode 0: Disable 1: Enable | 0 |
| R_GAIN_CTRL_SPEED | 0x0C9[5:4] | RW | 2 | Auto Chroma Gain Loop Filter 00: Slow Time Constant 01: Medium Time Constant 10: Fast Time Constant 11: Frozen | 00 |
| R_SECAM_INVERT | 0x0C9[6] | RW | 1 | SECAM Invert Enable 0: Disable 1: Enable | 0 |
| R_SXCR | 0x0C9[7] | RW | 1 | SECAM Cross Color Reduction 0: Disable 1: Enable | 1 |
| R_THRESHOLD_SECAM | 0x0CA[7:0] | RW | 8 | Color Killer Threshold for SECAM | 0x80 |
| R_THRESHOLD_QAM | 0x0CB[7:0] | RW | 8 | Color Killer Threshold for PAL and NTSC | 0x80 |
| R_SECAM_SENSITIVE | 0x0CC[7:0] | RW | 8 | SECAM Switch Sensitive Level | 0x50 |
| R_PAL_SENSITIVE | 0x0CD[7:0] | RW | 8 | PAL Switch Sensitive Level | 0x50 |
| R_LOWER_BOUND | 0x0CE[3:0] | RW | 4 | Color Standard Detection Threshold 1 | 0x4 |
| R_UPPER_BOUND | 0x0CE[7:4] | RW | 4 | Color Standard Detection Threshold 2 | 0xC |
| R_CHROMA_LPPI1 | 0x0CF[1:0] | RW | 2 | Chroma Low Pass Filter Factor 1 | 04 |

| | | | | | |
|----------------|------------|----|---|---|------|
| R_CHROMA_LPPI2 | 0x0CF[3:2] | RW | 2 | Chroma Low Pass Filter Factor 2 | 10 |
| R_SQP_LMT | 0x0CF [4] | RW | 1 | Sub-Carrier Frequency Selection 0: Type 1 1: Type 2 | 0 |
| R_SQP_LPPI | 0x0CF[6:5] | RW | 2 | Sub-Carrier Phase Detection Factor 1 | 01 |
| R_SQP_SPUP | 0x0CF[7] | RW | 1 | Sub-Carrier Phase Detection Factor 2 | 0 |
| R_STD_COUNT | 0x0D0[5:0] | RW | 4 | Color Standard Detection Ready Threshold | 0x38 |
| R_CHROMA_PHASE | 0x0D0[6] | RW | 1 | Chroma Phase Detection Mode 0: Mode 1 1: Mode 2 | 0 |
| R_STD_OFF00 | 0x0D1[7:0] | RW | 8 | Burst Freq. Offset for 3.57MHz | 0x00 |
| R_STD_OFF01 | 0x0D2[7:0] | RW | 8 | Burst Freq. Offset for 4.2MHz | 0x08 |
| R_STD_OFF10 | 0x0D3[7:0] | RW | 8 | Burst Freq. Offset for 4.43MHz | 0x00 |

6.27.9 Comb Filter Process

BIT1625 Video Decoder 提供 NTSC 3-Line 和 PAL 5-Line 的 Adaptive Comb Filter 來做 Y/C 分離，其相關設定請參考下表。

Table 6-49 Comb Filter Process Register

| Mnemonic | Address | R/W | Bits | Description | Default |
|-----------------|------------|-----|------|--|---------|
| R_COMB_EN | 0x0F0[6] | RW | 1 | Comb Filter Enable 0: Disable 1: Enable | 0 |
| R_COMB_CTHD | 0x0D4[6:0] | RW | 7 | C Threshold Value | 0x20 |
| R_COMB_YTHD12 | 0x0D5[7:0] | RW | 8 | Y Threshold Value for NTSC: Abs (Line0-Line1) or Abs (Line1-Line2) PAL: Abs (Line0-Line2) or Abs (Line2-Line4) | 0x20 |
| R_COMB_YTHD3 | 0x0D6[7:0] | RW | 8 | Y Threshold Value for NTSC: Abs (Line0-Line2) PAL: Abs (Line0-Line4) | 0x10 |
| R_LINE THD1 | 0x0D7[7:0] | RW | 8 | Y Line Threshold1 Value | 0x10 |
| R_LINE THD2 | 0x0D8[7:0] | RW | 8 | Y Line Threshold2 Value | 0xa |
| R_SECS_AUTOSW | 0x0D9[0] | RW | 1 | SECAM Standard Control 0: Force 1 D 1: Auto | 1 |
| R_N44360_AUTOSW | 0x0D9[1] | RW | 1 | NTSC_4.43MHz_60Hz Standard Control 0: Force 1 D 1: Auto | 1 |
| R_NOCHG_AUTOSW | 0x0D9[2] | RW | 1 | No Color Burst Control 0: Force 1 D 1: Auto | 1 |
| R_OUT_SEL | 0x0D9[5:4] | RW | 2 | Middle Filter Selection 00: Mode 0 01: Mode 1 10: Mode 2 11: Mode 3 | 00 |
| R_Y_SEL | 0x0DA[1:0] | RW | 2 | Y Domain Force 1D Filter Selection (when R_Y_AUTO = 0) 00: Notch Filter 01: Two-Line Filter (Mode 0) 10: Two-Line Filter (Mode 1) 11: Three-Line Filter | |

硕顿科技
BITEK
管 制
October 17, 2008
DCC CONTROLLED

| | | | | | |
|----------------|------------|----|---|--|-----|
| R_Y_AUTO | 0x0DA[2] | RW | 1 | Y Domain Comb Filter Enable 0: Fixed Filter 1: Adaptive Comb Filter | 1 |
| R_Y1D_SEL | 0x0DA[5:4] | RW | 2 | Y Domain Notch Filter Selection 00: Type 0 01: Type 1 10: Type 2 11: Type 3 | 00 |
| R_CP90_SEL | 0x0DB[2:0] | RW | 3 | C Domain Force 1D Filter Selection (Phase 90) 000: High Pass Filter 001: Two-Line Filter (Mode 2) 01x: Two-Line Filter (Mode 0) 10x: Two-Line Filter (Mode 1) 11x: Three-Line Filter | 010 |
| R_CP90_AUTO | 0x0DB[3] | RW | 1 | C Domain Comb Filter Enable (Phase 90) 0: Fixed Filter 1: Adaptive Comb Filter | 1 |
| R_CP180_SEL | 0x0DB[6:4] | RW | 3 | C Domain Force 1D Filter Selection (Phase 180) 000: High Pass Filter 001: Two-Line Filter (Mode 2) 01x: Two-Line Filter (Mode 0) 10x: Two-Line Filter (Mode 1) 11x: Three-Line Filter | 010 |
| R_CP180_AUTO | 0x0DB[7] | RW | 1 | C Domain Comb Filter Enable (Phase 180) 0: Fixed Filter 1: Adaptive Comb Filter | 1 |
| R_CP90TAB_SEL | 0x0DC[1:0] | RW | 2 | C Domain Filter Table Selection (Phase 90) 00: Table 0 01: Table 1 10: Table 2 11: Table 3 | 11 |
| R_CREFY_EN | 0x0DC[4] | RW | 1 | C Domain Refers to Y Domain 0: Disable 1: Enable | 1 |
| R_YREFC_EN | 0x0DC[5] | RW | 1 | Y Domain Refers to C Domain 0: Disable 1: Enable | 1 |
| R_YP90REF13_EN | 0x0DC[6] | RW | 1 | C Domain Refers to Line2 and Line4 (Phase 90) 0: Disable 1: Enable | 1 |

碩頓科技 BITEK
管 October 17, 2008 制
DCC CONTROLLED

6.27.10 AGC and ACC Process

BIT1625 提供AGC (Auto Gain Control)功能以控制Analog PGA所提供之 -6db、0db、6db和12db四種的Gain Value及Digital PGA所提供之+18db ~ -18db Linear Digital PGA，及提供ACC (Auto Clamp Control)功能以控制Analog Clamp和Digital Clamp。AGC及ACC的控制可使輸入信號維持在正常的振幅及準位，使得輸出的結果不會隨著信號的漂移改變而有所變化，進而影響畫面的穩定度。相關的示意圖請參考下圖，相關的Registers設定請參考 **Table 6-50**。




Figure 6-22 AGC and Clamp Pulse




Figure 6-23 AGC Control Selection

Table 6-50 AGC Control Register

| Mnemonic | Address | R/W | Bits | Description | Default |
|-----------------|------------|-----|------|---------------------------|---------|
| R_ACLAMP_SPEED | 0x0DD[7:0] | RW | 8 | Analog Clamp Tracer Speed | 0x18 |
| R_ACLAMP1_LEVEL | 0x0DE[7:0] | RW | 8 | Analog Clamp 1 Level | 0x30 |
| R_ACLAMP2_LEVEL | 0x0DF[7:0] | RW | 8 | Analog Clamp 2 Level | 0x80 |

碩頓科技
BITEK
管
October 17, 2018
制

DCC CONTROLLED

| | | | | | |
|-----------------|------------|----|---|---|---------------------------------------|
| R_AAGC1_EN | 0x0E0[0] | RW | 1 | Analog AGC Enable for ADC1 0: Disable (R_AAGC1_VALUE) 1: Enable (Auto Tracer) | 1 |
| R_AAGC1_HOLD | 0x0E0[1] | RW | 1 | Analog AGC Hold for ADC1 0: Disable (Tracer) 1: Enable (Hold) | 0 |
| R_AAGC1_VALUE | 0x0E0[3:2] | RW | 2 | Analog PGA 1 Value when AGC Disable 00: -6 db (x0.5) 01: 0 db (x1) 10: 6 db (x2) 11: 12 db (x4) | 10 |
| R_ACLAMP1_EN | 0x0E0[4] | RW | 1 | Analog Clamp 1 Enable 0: Disable (Turn Off Analog Clamp) 1: Enable | 1 |
| R_ACLAMP1_TYPE | 0x0E0[5] | RW | 1 | Analog Clamp 1 Level Selection 0: R_ACLAMP1_LEVEL 1: Middle Level | 0 |
| R_SYNC1_CLAMP | 0x0E0[6] | RW | 1 | Analog Clamp 1 Update Signal 0: VSYNC 1: HSYNC | 1 |
| R_AUTO1_HOLD | 0x0E0[7] | RW | 1 | Auto ACC and AGC Hold when Tracer Stable for ADC1 0: Disable 1: Enable | 0 |
| R_AGAIN1_SRC | 0x0F2[4] | RW | 1 | Analog Gain Source Selection for ADC1 0: From ADC1 Source 1: Reference with ADC2 AAGC Value | 0 |
| R_DAGC1_EN | 0x0E1[0] | RW | 1 | Digital AGC Enable for ADC1 0: Disable (R_DAGC1_VALUE) 1: Enable (Auto Tracer) | 1 |
| R_DAGC1_HOLD | 0x0E1[1] | RW | 1 | Digital AGC Hold for ADC1 0: Disable (Tracer) 1: Enable (Hold) | 0 |
| R_DCLAMP1_EN | 0x0E1[2] | RW | 1 | Digital Clamp 1 Enable 0: Disable (R_DCLAMP1_VALUE) 1: Enable | 1 |
| R_DCLAMP1_HOLD | 0x0E1[3] | RW | 1 | Digital ACC Hold for ADC1 0: Disable (Tracer) 1: Enable (Hold) | 0 |
| R_DAGC1_THD | 0x0E1[7:4] | RW | 4 | Digital AGC 1 Tracer Level | 0x1 |
| R_DAGC1_VALUE | 0x0E2[7:0] | RW | 8 | Manual Digital AGC 1 Value | 0x40 |
| R_DCLAMP1_LEVEL | 0x0E3[7:0] | RW | 8 | Digital Clamp1 Level | 0x3F |
| R_DCLAMP1_VALUE | 0x0E4[7:0] | RW | 8 | Manual Digital Clamp1 Value | 0x00 |
| R_DAGC1_SPEED | 0x0E5[5:0] | RW | 6 | Digital AGC 1 Tracer Speed | 0x4 |
| R_DIFFGAIN1_THD | 0x0E5[7:6] | RW | 2 | AGC and ACC Ready Threshold for ADC1 | 0x00 |
| R_DGAIN1_SRC | 0x0F2[5] | RW | 1 | Digital Gain Source Selection for ADC1 0: From ADC1 Source 1: Reference with ADC2 DAGC Value | 0 |
| R_DAGC1_VSUP | 0x0EE[6] | RW | 1 | Digital AGC 1 Update Signal | 硕顿科技 BITEK 管 制 October 17, 2008 |

DCC CONTROLLED

| | | | | | |
|-----------------|------------|----|---|---|------|
| R_DAGC2_VSUP | 0x0EE[7] | RW | 1 | Digital AGC 2 Update Signal 0: HSYNC 1: VSYNC | 1 |
| R_AAGC2_EN | 0x0E6[0] | RW | 1 | Analog AGC Enable for ADC2 0: Disable (R_AAGC2_VALUE) 1: Enable (Auto Tracer) | 1 |
| R_AAGC2_HOLD | 0x0E6[1] | RW | 1 | Analog AGC Hold for ADC2 0: Disable (Tracer) 1: Enable (Hold) | 0 |
| R_AAGC2_VALUE | 0x0E6[3:2] | RW | 2 | Analog PGA 2 Value when AGC Disable 00: -6 db (x0.5) 01: 0 db (x1) 10: 6 db (x2) 11: 12 db (x4) | 10 |
| R_ACLAMP2_EN | 0x0E6[4] | RW | 1 | Analog Clamp 2 Enable 0: Disable (Turn Off Analog Clamp) 1: Enable | 1 |
| R_ACLAMP2_TYPE | 0x0E6[5] | RW | 1 | Analog Clamp 2 Level Selection 0: R_ACLAMP2_LEVEL 1: Middle Level | 1 |
| R_SYNC2_CLAMP | 0x0E6[6] | RW | 1 | Analog Clamp 2 Update Signal 0: VSYNC 1: HSYNC | 1 |
| R_AUTO2_HOLD | 0x0E6[7] | RW | 1 | Auto ACC and AGC Hold when Tracer Stable for ADC2 0: Disable 1: Enable | 0 |
| R AGAIN2_SRC | 0x0F2[6] | RW | 1 | Analog Gain Source Selection for ADC2 0: From ADC2 Source 1: Reference with ADC1 AAGC Value | 1 |
| R_DAGC2_EN | 0x0E7[0] | RW | 1 | Digital AGC Enable for ADC2 0: Disable (R_DAGC2_VALUE) 1: Enable (Auto Tracer) | 1 |
| R_DAGC2_HOLD | 0x0E7[1] | RW | 1 | Digital AGC Hold for ADC2 0: Disable (Tracer) 1: Enable (Hold) | 0 |
| R_DCLAMP2_EN | 0x0E7[2] | RW | 1 | Digital Clamp 2 Enable 0: Disable (R_DCLAMP2_VALUE) 1: Enable | 1 |
| R_DCLAMP2_HOLD | 0x0E7[3] | RW | 1 | Digital ACC Hold for ADC2 0: Disable (Tracer) 1: Enable (Hold) | 0 |
| R_DAGC2_THD | 0x0E7[7:4] | RW | 4 | Digital AGC 2 Tracer Level | 0001 |
| R_DAGC2_VALUE | 0x0E8[7:0] | RW | 8 | Manual Digital AGC 2 Value | 0x40 |
| R_DCLAMP2_LEVEL | 0x0E9[7:0] | RW | 8 | Digital Clamp2 Level | 0x80 |
| R_DCLAMP2_VALUE | 0x0EA[7:0] | RW | 8 | Manual Digital Clamp2 Value | 0x00 |
| R_DAGC2_SPEED | 0x0EB[5:0] | RW | 6 | Digital AGC 2 Tracer Speed | 0x04 |
| R_DIFFGAIN2_THD | 0x0EB[7:6] | RW | 2 | AGC and ACC Ready Threshold for ADC2 | 00 |
| R_DGAIN2_SRC | 0x0F2[7] | RW | 1 | Digital Gain Source Selection for ADC2 0: From ADC2 Source 1: Reference with ADC1 DAGC Value | 1 |

硕博科技 BITEK
管 October 17, 2008 制

DCC CONTROLLED

6.27.11 AFE and PLL Control

BIT1625 內建 AFE (Analog Front End) 設定參數，相關設定請參考下表。

Table 6-51 ADC Control Register

| Mnemonic | Address | R/W | Bits | Description | Default |
|--------------|------------|-----|------|---|---------|
| R_AFE_CS | 0x0EC[1:0] | RW | 2 | AFE Clamp Current | 00 |
| R_AFE_CTRPH | 0x0EC[3:2] | RW | 2 | AFE Phase Non-Overlap Time | 00 |
| R_AFE_CTRIB | 0x0EC[6:4] | RW | 3 | AFE Bias Current Control | 110 |
| R_AFE_SH2VCM | 0x0EC[7] | RW | 1 | AFE Internal Shortcut on Both PGA | 0 |
| R_AFE_ENIB | 0x0ED[0] | RW | 1 | AFE Bias Current Enable | 1 |
| R_AFE_ENREF | 0x0ED[1] | RW | 1 | AFE Reference Generator Enable | 1 |
| R_AFE_ENVBG | 0x0ED[2] | RW | 1 | AFE Bandgap Generator Enable | 1 |
| R_AFE_ENVCM | 0x0ED[3] | RW | 1 | AFE Common Mode Voltage Generator Enable | 1 |
| R_AFE_ENAY | 0x0ED[4] | RW | 1 | Power Down Input for ADC 1 0: Power Down 1: Normal Operation | 1 |
| R_AFE_ENAC | 0x0ED[5] | RW | 1 | Power Down Input for ADC 2 0: Power Down 1: Normal Operation | 1 |
| R_AFE_BYP | 0x0ED[6] | RW | 1 | Bypass PGA for ADC Test | 0 |
| R_AFE_DEC | 0x0ED[7] | RW | 1 | Control Output Data Decimator by 8 or None (Dec = 0: Normal Operation) | 0 |
| R_PLL_POR | 0x0EE[0] | RW | 1 | PLL Power On Reset 0: Disable 1: Reset | 0 |
| R_PLL_EAPLL | 0x0EE[1] | RW | 1 | PLL Enable 0: Disable 1: Enable | 1 |
| R_PLL_ICP0 | 0x0EE[2] | RW | 1 | PLL Factor 0 | 0 |
| R_PLL_ICP1 | 0x0EE[3] | RW | 1 | PLL Factor 1 | 0 |
| R_PLLDTO_ROL | 0x0EE[4] | RW | 1 | PLL DTO Rotate 0: Disable 1: Enable | 0 |

碩頓科技 BiTEK

管 October 17, 2008 制

DCC CONTROLLED

6.27.12 Input Path Selection

BIT1625 Video Decoder內建兩組 10 Bits ADC，提供三組Analog信號輸入端，並可經由Register設定，以支援CVBS及Y/C的信號輸入，其相關架構示意圖請參考下圖，相關Registers設定請參考 **Table 6-52** 及 **Table 6-53**。




Figure 6-24 Input Path

Table 6-52 Analog Input Path Register

| Mnemonic | Address | R/W | Bits | Description | Default |
|-----------|----------|-----|------|---|---------|
| R_ANC_SEL | 0x0F0[0] | RW | 1 | Chroma Path Selection 0: Data Source from ADC2 1: Data Source from ADC1 | 0 |
| R_ANY_SEL | 0x0F0[1] | RW | 1 | Luma Path Selection 0: Data Source from ADC1 1: Data Source from ADC2 | 0 |
| R_AFE_SEL | 0x0F0[2] | RW | 1 | Video MUX Switch for ADC1 0: ADC1 Signal from AIN11 Pin 1: ADC1 Signal from AIN12 Pin | 0 |
| R_YC_EN | 0x0F0[3] | RW | 1 | Y/C Mode Enable 0: Disable 1: Enable | 0 |

Table 6-53 Analog Input Selection

| Mode | R_ANC_SEL | R_ANY_SEL | R_AFE_SEL | R_YC_EN |
|--|-----------|-----------|-----------|---------|
| CVBS Mode: Signal Input from AIN11 | 0/1 | 0 | 0 | 0 |
| CVBS Mode: Signal Input from AIN12 | 0/1 | 0 | 1 | 0 |
| CVBS Mode: Signal Input from AIN2 | 0/1 | 1 | 0/1 | 0 |
| Y/C Mode: Y Signal Input from AIN11 C Signal Input from AIN2 | 0 | 0 | 0 | 1 |
| Y/C Mode: Y Signal Input from AIN12 C Signal Input from AIN2 | 0 | 0 | 1 | 0 |
| Y/C Mode: Y Signal Input from AIN2 C Signal Input from AIN11 | 1 | 1 | 0 | 1 |

硕顿科技 BITEK
管 October 17, 2008 制
DCC CONTROLLED

| | | | | |
|--|---|---|---|---|
| Y/C Mode: Y Signal Input from AIN2 C Signal Input from AIN12 | 1 | 1 | 1 | 1 |
|--|---|---|---|---|

6.27.13 Standard Setting and Detection

BIT1625 可以針對PAL、PAL60、PAL-N、SECAM、PAL-M、NTSC-443-50、NTSC-M、NTSC-443-60 和Black & White等Color Standard信號進行解碼，並提供自動、半自動和手動三種模式，以便使用者依據其實際環境進行設定。相關架構示意圖請參考下圖，相關Registers設定請參考 Table 6-54。




Figure 6-25 Field Type Selection




Figure 6-26 Color Standard Selection

Table 6-54 Standard Setting and Detection Register

| Mnemonic | Address | R/W | Bits | Description | Default |
|----------|----------|-----|------|--|---------|
| R_AUFD | 0x0F1[0] | RW | 1 | Auto 50/60Hz Detection 0: Manual 50/60Hz (Defined on 0x0F1[1]) 1: Auto 50/60Hz Detection | 0 |
| R_FSEL | 0x0F1[1] | RW | 1 | Manual 50/60Hz Mode (R_AUFD = 0) 0: 50Hz 1: 60Hz Auto 50/60Hz Detection Mode (R_AUFD = 1) | 0 |

DCC CONTROLLED

| | | | | | |
|------------|------------|----|---|---|-----|
| | | | | 0: Normal Mode 1: Fast Mode | |
| R_STD_AUTO | 0x0F1[2] | RW | 1 | Color Standard Detection 0: Manual Color Standard (Defined on 0x0F1[6:4]) 1: Auto Color Standard | 0 |
| R_STD_MOD | 0x0F1[3] | RW | 1 | Auto Color Standard Detection Mode Selection 0: Semi-Auto Mode 1: Fully-Auto Mode | 0 |
| R_STD_SEL0 | 0x0F1[6:4] | RW | 3 | Color Standard Setup for Manual Setting and Semi-Auto on 50Hz | 000 |
| R_STD_SEL1 | 0x0F2[2:0] | RW | 3 | Color Standard Setup for Semi-Auto on 60Hz 000: PAL/PAL-60 001: PAL_N 010: SECAM 011: PAL_M 100: NTSC_4.43_50Hz 101: NTSC_M/NTSC_J 110: NTSC_4.43_60Hz 111: Black & White | 101 |

6.28 Video Decoder Status Register

BIT1625 Built-In Video Decoder 提供下列 Read Only Registers，以便讀取 BIT1625 內部 Status，相關 Registers 請參考下表。

Table 6-55 Video Decoder Status Register

| Mnemonic | Address | R/W | Bits | Description | Default |
|------------------|---------------------------|-----|------|---|----------------------|
| R_DAGC1_OUT | 0x16E[7:0] | R | 8 | Digital AGC1 Tracer Value | - |
| R_DCLAMP1_OUT | 0x16F[7:0] | R | 8 | Digital Clamp 1 Tracer Value | - |
| R_DAGC2_OUT | 0x170[7:0] | R | 8 | Digital AGC2 Tracer Value | - |
| R_DCLAMP2_OUT | 0x171[7:0] | R | 8 | Digital Clamp 2 Tracer Value | - |
| R_AAGC1_OUT | 0x172[1:0] | R | 2 | Analog AGC1 Tracer Value | - |
| R_AAGC2_OUT | 0x172[3:2] | R | 2 | Analog AGC2 Tracer Value | - |
| R_CHROMA_GAINOUT | 0x172[7:4], 0x173[7:0] | R | 12 | Chroma GAIN Tracer Value | - |
| R_COLOR_STANDARD | 0x174[2:0] | R | 3 | Color Standard Detection Result 000: PAL 001: PAL_N 010: SECAM 011: PAL_M 100: NTSC_4.43_50Hz 101: NTSC_M/NTSC_J 110: NTSC_4.43_60Hz 111: B&W | - |
| R_FIDT_O | 0x174[3] | R | 1 | 50/60Hz Detection 0: 50Hz 1: 60Hz | - |
| R_HLCK_O | 0x174[4] | R | 1 | H SYNC Lock Ready | - |
| R_SYNC_READY_O | 0x174[5] | R | 1 | Auto Sync Detection Ready | October 17, 2008 - 制 |
| R_STD_READY_O | 0x174[6] | R | 1 | Auto Color Standard Detection Ready | - |

碩頓科技 BITEK

DCC CONTROLLED

| | | | | | |
|------------------|-------------------------------------|---|----|---|---|
| R_COLORDET | 0x174[7] | R | 1 | Color Detection Result 0: No Color or Low Color 1: Color Source | - |
| R_SQP_COUNT | 0x175[3:0] | R | 4 | Burst Phase Detection | - |
| R_DAGC1_READY | 0x175[4] | R | 1 | AGC1 Tracer Ready | - |
| R_DAGC2_READY | 0x175[5] | R | 1 | AGC2 Tracer Ready 0: Not Ready 1: Ready | - |
| R_STD_FREQ | 0x175[7:6] | R | 2 | Color Burst Detection 00: 3.57MHz 01: 4.2MHz 10: 4.3 MHz 11: Non-Standard | - |
| R_INCCHRO_O | 0x17C[0], 0x177[7:0] ,0x176[7:0] | R | 17 | PLL Tracer Value | - |
| R_MV_DET_SYNC | 0x178[0] | R | 1 | MV Source Detection 0: Not MV Source 1: MV Source | - |
| R_MV_DET_CHROMA | 0x178[1] | R | 1 | MV Source on Chroma 0: Not MV Source 1: MV Source | - |
| R_MV_TYPE_CHROMA | 0x178[2] | R | 1 | MV Type on Chroma 0: Type 2 1: Type 3 | - |
| R_STD_PHASE | 0x178[3] | R | 1 | Burst Phase Detection 0: 0 – 180 – 0 1: 0 – 90 – 180 – 270 – 0 | - |
| R_SRC2 | 0x178[4] | R | 1 | Source Detection Result for AIN2 | - |
| R_SRC12 | 0x178[5] | R | 1 | Source Detection Result for AIN12 | - |
| R_SRC11 | 0x178[6] | R | 1 | Source Detection Result for AIN11 0: No Signal Toggle 1: Signal Toggle | - |
| R_CC_INT | 0x178[7] | R | 1 | Data Slicer Interrupt 0: No CC Data 1: Has CC Data | - |
| R_CC_DATA1 | 0x17A[7:0] | R | 8 | Data Slicer First Byte | - |
| R_CC_DATA2 | 0x17B[7:0] | R | 8 | Data Slicer Second Byte | - |
| R_CC_ERROR | 0x17C[1] | R | 1 | Data Slicer Error 0: Normal 1: Error | - |

碩頓科技 BiTEK
管 October 17, 2008 制
DCC CONTROLLED

6.29 3-Channel Video DAC

BIT1625 內建 3-channel Video DAC，可以驅動類比LCD Panel，BIT1625 透過SPI1690 Interface以Index的方式控制 3-channel Video DAC的設置值。控制方式請參考 **Table 6-56**。需特別注意的是，在0x0F5 的部份，只有當ADDR[2:0]的值有改變時，命令才有效。

Table 6-56 3-Channel Video DAC control interface register

| Mnemonic | Address | R/W | Bits | Description | Default |
|-------------------|------------|-----|------|------------------------------------|---------|
| R_SRGB_EN | 0x0F3[0] | RW | 1 | Set to 1 | 1 |
| R_SPI1690_DATA | 0x0F4[7:0] | RW | 8 | Write Data | 00 |
| R_SPI1690_EN | 0x0F5[7] | RW | 1 | BIT1690 Interface – Enable | 0 |
| | | | | 0: Disable | |
| | | | | 1: Enable | |
| R_SPI1690_RnW | 0x0F5[6] | RW | 1 | BIT1690 Interface – Write / Read | 0 |
| | | | | 0: Write | |
| | | | | 1: Read | |
| R_SPI1690_LSB | 0x0F5[5] | RW | 1 | BIT1690 Interface – Write Data LSB | 0 |
| R_SPI1690_DESYNC | 0x0F5[4] | RW | 1 | BIT1690 Interface – CMD Sync | 0 |
| R_SPI1690_CHECKER | 0x0F5[3] | RW | 1 | BIT1690 Interface – CMD Checker | 0 |
| R_SPI1690_ADDR | 0x0F5[2:0] | RW | 3 | BIT1690 Interface – ADDR | 000 |

Table 6-57 3-Channel Video DAC register

| Mnemonic | Address | R/W | Bits | Description | Default |
|------------------|----------|-----|------|--------------------------------|---------|
| R_1690_DEGLITCH | 0x0[0] | RW | 1 | DAC Deglitch enable | 1 |
| | | | | 0: Disable | |
| | | | | 1: Enable | |
| R_1690_SRST | 0x0[1] | RW | 1 | DAC reset | 0 |
| | | | | 0: Reset | |
| | | | | 1: Normal Work | |
| R_1690_CLKINV | 0x0[2] | RW | 1 | DAC Clock polarity | 0 |
| | | | | 0: normal | |
| | | | | 1: invert | |
| R_1690_CEA | 0x0[3] | RW | 1 | DAC Enable | 1 |
| | | | | 0: Disable (Power Saving) | |
| | | | | 1: Enable | |
| R_1690_C | 0x0[5:4] | RW | 2 | DAC Output loading select | 00 |
| | | | | 00: 50pF load | |
| | | | | 01: 100pf load | |
| | | | | 10: 100pf load | |
| | | | | 11: 150pf load | |
| R_1690_ATTR1 | 0x0[7:6] | RW | 2 | Set to 10 | 10 |
| R_1690_ATTR2 | 0x4[7:0] | RW | 8 | Set up 0x00 | 0x00 |
| R_1690_RESET | 0x6[7:0] | RW | 8 | DAC Software reset(0x00→reset) | 0xFF |
| R_1690_ATTR3 | 0x7[0] | RW | 1 | Set to 0 | 0 |
| R_1690_LCLK_EN | 0x7[1] | RW | 1 | DAC Clock Enable | 1 |
| | | | | 0: Disable | |
| | | | | 1: Enable | |
| R_1690_LCLK_SEL | 0x7[3:2] | RW | 2 | DAC Clock source Select | 01 |
| R_1690_LCLK_POL | 0x7[4] | RW | 1 | DAC Clock polarity | 0 |
| | | | | 0: Normal | |
| | | | | 1: Invert | |
| R_1690_LCLK_SYNC | 0x7[5] | RW | 1 | DAC SYNC Mode | 0 |
| | | | | 0: Disable | |
| | | | | 1: Enable (Sync Mode) | |
| R_1690_ATTR4 | 0x7[7:6] | RW | 2 | Set to 00 | 0 |

硕碩科技 BITEK
管 制
October 17, 2008 01

DCC CONTROLLED

6.30 OSD Function

The embedded OSD supports the following features:

1. Three OSD Windows
2. 128 Fixed FONT ROM/48 User Programmable FONT RAM
3. 16 Characters Color User Programmable FONT RAM
4. 256 Characters Display RAM
5. Index-Based Display RAM Memory Management
6. Independent Zoom Ratio x0.5~x16 for Horizontal Direction
7. Independent Zoom Ratio x0.5~x8 for Vertical Direction
8. Programmable Vertical Direction Line Space
9. Fade IN/OUT Effect
10. 16 Color Palette Items (64 Colors)
11. Blink Display Effect
12. Fringe Font Effect
13. Fringe Window Effect
14. Vertical and Horizontal Directions Window Overlap

6.30.1 OSD Windows Function

With the embedded OSD, BIT1625 supports at most 3 OSD windows at the same time. Please refer to **Table 6-58** for related registers.

| Table 6-58 OSD Windows Register | | | | | | |
|---------------------------------|------------------------|-----|------|-----------------------------|--|---------|
| Mnemonic | Address | R/W | Bits | Description | | Default |
| R_W0_X | 0x104[2:0], 0x102[7:0] | RW | 11 | OSD0 Start X Position | | 0x196 |
| R_W0_Y | 0x104[5:4], 0x103[7:0] | RW | 10 | OSD0 Start Y Position | | 0x014 |
| R_W0_W | 0x105[6:0] | RW | 7 | OSD0 Width (in Characters) | | 0x06 |
| R_W0_H | 0x106[5:0] | RW | 6 | OSD0 Height (in Characters) | | 0x01 |
| R_W1_X | 0x114[2:0], 0x112[7:0] | RW | 11 | OSD1 Start X Position | | 0x033 |
| R_W1_Y | 0x114[5:4], 0x113[7:0] | RW | 10 | OSD1 Start Y Position | | 0x03F |
| R_W1_W | 0x115[6:0] | RW | 7 | OSD1 Width (in Characters) | | 0x09 |
| R_W1_H | 0x116[5:0] | RW | 6 | OSD1 Height (in Characters) | | 0x06 |
| R_W2_X | 0x124[2:0], 0x122[7:0] | RW | 11 | OSD2 Start X Position | | 0x080 |
| R_W2_Y | 0x124[5:4], 0x123[7:0] | RW | 10 | OSD2 Start Y Position | | 0x0D2 |
| R_W2_W | 0x125[6:0] | RW | 7 | OSD2 Width (in Characters) | | 0x14 |
| R_W2_H | 0x126[5:0] | RW | 6 | OSD2 Height (in Characters) | | 0x00 |

碩頓科技 BITEK

管 制 October 17, 2008

DCC CONTROLLED




Figure 6-27 OSD Windows Setup

6.30.2 OSD Memory Mapping

OSD的架構如 Figure 6-27 所示。

使用 R_Wx_INDEXS 和 R_Wx_INDEXE 來指出要由 Display RAM 的第幾個 "WORD" 開始取 Data (同時取用 0x5xx 和 0x4xx 相對應的 Data)，其中 0x5xx[6] 用來控制 "Background Fade Enable" (須搭配 R_Wx_FADE)、0x5xx[5] 用來控制 "Foreground Blink Enable" (須搭配 R_Wx_CYCLE)、0x5xx[3:0] 用來選擇 16 個 Palette 中的某一個和 { 0x5xx[4], 0x4xx[6:0] } 用來控制要選取那一個 Font (0x00~0x7F : 定義為 "Fixed Font" (128 個), 0x80~0xAF : 定義為 "User Font" (48 個), 和 0xB0~0xBF : 定義為 "Color Font" (16 個))。

另外在Palette RAM部份是以 4 個連續位址當一個屬性，位址 "0" 的 "bit5" 用來控制 "Fringe Enable"、位址 "0" 的 "bit4" 用來控制 "Foreground Transparent Enable" (等於 1 時，完全透過去)、位址 "0" 的 "bit3" 用來控制 "Background Transparent Enable" (等於 1 時，完全透過去)、位址 "0" 的 "bit2~0" 及位址 "1" 的 "bit5~0" 用來控制 "Foreground Color"；位址 "2" 的 "bit4" 用來控制 "Foreground Fade Enable" (須搭配 R_Wx_FADE)；位址 "2" 的 "bit3" 用來控制 "Background Blink Enable" (須搭配 R_Wx_CYCLE) 和位址 "2" 的 "bit2~0" 及位址 "3" 的 "bit5~0" 用來控制 "Background Color"，可參考 Figure 6-28 及 Figure 6-29。

而在 "User Font" 和 "Color Font" 部份是採用共用RAM的方式來設計，分別有 48 及 16 個Font。在 "User Font" 的部份則是以 32 個RAM位址的Data來組合成一個Font (可參考 Figure 6-30)；在 "Color Font" 的部份則是以 96 個RAM位址的Data來組合成一個Font (可參考 Figure 6-31)。

碩頓科技 BITEK

管 October 17, 2008 制

DCC CONTROLLED




Figure 6-28 OSD Memory Mapping

碩頓科技 BiTEK
管 制
October 17, 2008
DCC CONTROLLED




Figure 6-29 Palette RAM Example




Figure 6-30 OSD User Programmable Font RAM

硕顿科技 BITEK
管 制
DCC CONTROLLED




Figure 6-31 OSD Color Font RAM

Table 6-59 OSD Memory Mapping Table

| Memory | Mapping Address | |
|--|--|--|
| Display RAM (CODE) | 400H~4FFH | |
| Display RAM (ATTR.) | 500H~5FFH | |
| Palette RAM | 300H~33FH (Same as 340H~37FH, 380H~3BFH, 3C0H~3FFH) | |
| User Programmable Font RAM (Color Font RAM) | 600H~6FFH | R_BANK_SEL=000 Map to User Font 0~7 or Color R Font 0~7 |
| | | R_BANK_SEL=001 Map to User Font 8~15 or Color R Font 8~15 |
| | | R_BANK_SEL=010 Map to User Font 16~23 or Color G Font 0~7 |
| | | R_BANK_SEL=011 Map to User Font 24~31 or Color G Font 8~15 |
| | | R_BANK_SEL=100 Map to User Font 32~39 or Color B Font 0~7 |
| | | R_BANK_SEL=101 Map to User Font 40~47 or Color B Font 8~15 |

碩頓科技 BiTEK
管 October 17, 2008 制
DCC CONTROLLED

6.30.3 OSD Windows Attributes

BIT1625 可以分別為 3 個 OSD 視窗設定不同的屬性。

Table 6-60 OSD Windows Attribute Register

| Mnemonic | Address | R/W | Bits | Description | Default |
|-----------------|------------|-----|------|--|-------------------------------------|
| R_W0_INDEX_S | 0x107[7:0] | RW | 8 | OSD0 Display RAM Start Index | 0x00 |
| R_W0_INDEX_E | 0x108[7:0] | RW | 8 | OSD0 Display RAM End Index | 0xFF |
| R_W0_FADE | 0x10B[3:0] | RW | 4 | OSD0 Fade In/Out Level | 0xF |
| R_W0_WMIRX | 0x109[6] | RW | 1 | OSD0 Window Mirror for Horizontal | 0 |
| R_W0_WMIRY | 0x10A[6] | RW | 1 | OSD0 Window Flip | 0 |
| R_W0_FMIRX | 0x109[7] | RW | 1 | OSD0 Characters Mirror for Horizontal | 0 |
| R_W0_FMIRY | 0x10A[7] | RW | 1 | OSD0 Characters Mirror for Vertical | 0 |
| R_W0_FFRI_SEL | 0x10D[7:0] | RW | 8 | OSD0 Font Fringe Selection Bit7: Left, Up; Bit6: Up; Bit5: Right, Up; Bit4: Left; Bit3: Right; Bit2: Left, Down; Bit1: Down; Bit0: Right, Down; | 0xFF |
| R_W0_FFRI_H | 0x10C[3:0] | RW | 4 | OSD0 Font Fringe Horizontal Width (R_W0_FFRI_H<=R_W0_MULX) 4'b0000: 1 Pixel; ~ 4'b1111: 16 Pixels; | 0x0 |
| R_W0_FFRI_V | 0x10C[6:4] | RW | 3 | OSD0 Font Fringe Vertical Width (R_W0_FFRI_V<=R_W0_MULY) 3'b000: 1 Pixel; ~ 3'b111: 8 Pixels; | 000 |
| R_W0_FFRI_COR | 0x10E[2:0] | RW | 3 | OSD0 Font Fringe Color Bit2: Color R; Bit1: Color G; Bit0: Color B | 111 |
| R_W0_MULX | 0x109[4:0] | RW | 5 | OSD0 Horizontal Character Size 5'b00000: x1; ~ 5'b01111: x16; 5'b10000: x0.5 (Odd); 5'b10001: x0.5 (Even); 5'b1001X: x0.5 (Field Change) | 0x00 |
| R_W0_MULY | 0x10A[3:0] | RW | 4 | OSD0 Vertical Character Size 4'b0000: x1; ~ 4'b0111:x8 4'b1000: x0.5 (Odd); 4'b1001: x0.5 (Even), 4'b101x: x0.5 (Field Change) | 0x0 |
| R_W0_VANISH_LN | 0x10E[7:4] | RW | 4 | OSD0 Vanish Line Number | 0x0 |
| R_W0_VANISH_DIR | 0x10E[3] | RW | 1 | OSD0 Vanish Line Direction | 0 |
| R_W0_WFRI_EN | 0x10F[7] | RW | 1 | OSD0 Window Fringe Enable | 0 |
| R_W0_WFRI_H | 0x10F[3:0] | RW | 4 | OSD0 Window Fringe Horizontal Width (Pixel) | 0x0 |
| R_W0_WFRI_V | 0x10F[6:4] | RW | 3 | OSD0 Window Fringe Vertical Width (Line) | 000 |
| R_W0_WFRI_R | 0x110[1:0] | RW | 2 | OSD0 Window Fringe Color Color R | 00 |
| R_W0_WFRI_G | 0x110[3:2] | RW | 2 | OSD0 Window Fringe Color Color G | 00 |
| R_W0_WFRI_B | 0x110[5:4] | RW | 2 | OSD0 Window Fringe Color Color B | 00 |
| R_W0_WFRI_FADE | 0x110[7] | RW | 1 | OSD0 Window Fringe Fade In/Out Enable | 0 |
| R_W0_WFRI_BLEN | 0x110[6] | RW | 1 | OSD0 Window Fringe Blink Enable | 0 |
| R_W0_WDLY | 0x10B[6:4] | RW | 3 | OSD0 Window Delay (Pixel) | 000 |
| R_W0_EN | 0x111[7] | RW | 1 | OSD0 Window Enable | 0 |
| R_W0_CYCLE | 0x111[6:4] | RW | 3 | OSD0 Blink Period (in VSYNC) 3'b000 : 1; 3'b001 : 2; 3'b010 : 4; 3'b011 : 8; 3'b100 : 16; 3'b101 : 32; 3'b110 : 64; 3'b111 : 128; | 硕鼎科技 BiTEK 制 October 17, 2008 |
| R_W0_SPCY | 0x111[2:0] | RW | 3 | OSD0 Vertical Character Space | 000 |

DCC CONTROLLED

| | | | | | |
|-----------------|------------|----|---|--|------|
| R_W1_INDEX_S | 0x117[7:0] | RW | 8 | OSD1 Display RAM Start Index | 0x0F |
| R_W1_INDEX_E | 0x118[7:0] | RW | 8 | OSD1 Display RAM End Index | 0xFF |
| R_W1_FADE | 0x11B[3:0] | RW | 4 | OSD1 Fade In/Out Level | 0xF |
| R_W1_WMIRX | 0x119[6] | RW | 1 | OSD1 Window Mirror for Horizontal | 0 |
| R_W1_WMIRY | 0x11A[6] | RW | 1 | OSD1 Window Flip | 0 |
| R_W1_FMIRX | 0x119[7] | RW | 1 | OSD1 Characters Mirror for Horizontal | 0 |
| R_W1_FMIRY | 0x11A[7] | RW | 1 | OSD1 Characters Mirror for Vertical | 0 |
| R_W1_FFRI_SEL | 0x11D[7:0] | RW | 8 | OSD1 Font Fringe Selection Bit7: Left, Up; Bit6: Up; Bit5: Right, Up; Bit4: Left; Bit3: Right; Bit2: Left, Down; Bit1: Down; Bit0: Right, Down; | 0xFF |
| R_W1_FFRI_H | 0x11C[3:0] | RW | 4 | OSD1 Font Fringe Horizontal Width (R_W1_FFRI_H<=R_W1_MULX) 4'b0000: 1 Pixel; ~ 4'b1111: 16 Pixels; | 0x0 |
| R_W1_FFRI_V | 0x11C[6:4] | RW | 3 | OSD1 Font Fringe Vertical Width (R_W1_FFRI_V<=R_W1_MULY) 3'b000: 1 Pixel; ~ 3'b111: 8 Pixels; | 000 |
| R_W1_FFRI_COR | 0x11E[2:0] | RW | 3 | OSD1 Font Fringe Color Bit2: Color R; Bit1: Color G; Bit0: Color B | 111 |
| R_W1_MULX | 0x119[4:0] | RW | 5 | OSD1 Horizontal Character Size 5'b00000: x1; ~ 5'b01111: x16; 5'b10000: x0.5 (Odd); 5'b10001: x0.5 (Even); 5'b1001X: x0.5 (Field Change) | 0x00 |
| R_W1_MULY | 0x11A[3:0] | RW | 4 | OSD1 Vertical Character Size 4'b0000: x1; ~ 4'b0111: x8 4'b1000: x0.5 (Odd); 4'b1001: x0.5 (Even), 4'b101X: x0.5 (Field Change) | 0x0 |
| R_W1_VANISH_LN | 0x11E[7:4] | RW | 4 | OSD1 Vanish Line Number | 0x0 |
| R_W1_VANISH_DIR | 0x11E[3] | RW | 1 | OSD1 Vanish Line Direction | 0 |
| R_W1_WFRI_EN | 0x11F[7] | RW | 1 | OSD1 Window Fringe Enable | 0 |
| R_W1_WFRI_H | 0x11F[3:0] | RW | 4 | OSD1 Window Fringe Horizontal Width (Pixel) | 0x0 |
| R_W1_WFRI_V | 0x11F[6:4] | RW | 3 | OSD1 Window Fringe Vertical Width (Line) | 000 |
| R_W1_WFRI_R | 0x120[1:0] | RW | 2 | OSD1 Window Fringe Color Color R | 00 |
| R_W1_WFRI_G | 0x120[3:2] | RW | 2 | OSD1 Window Fringe Color Color G | 00 |
| R_W1_WFRI_B | 0x120[5:4] | RW | 2 | OSD1 Window Fringe Color Color B | 00 |
| R_W1_WFRI_FADE | 0x120[7] | RW | 1 | OSD1 Window Fringe Fade In/Out Enable | 0 |
| R_W1_WFRI_BLEN | 0x120[6] | RW | 1 | OSD1 Window Fringe Blink Enable | 0 |
| R_W1_WDLY | 0x11B[6:4] | RW | 3 | OSD1 Window Delay (Pixel) | 000 |
| R_W1_EN | 0x121[7] | RW | 1 | OSD1 Window Enable | 0 |
| R_W1_CYCLE | 0x121[6:4] | RW | 3 | OSD1 Blink Period (in VSYNC) 3'b000 : 1; 3'b001 : 2; 3'b010 : 4; 3'b011 : 8; 3'b100 : 16; 3'b101 : 32; 3'b110 : 64; 3'b111 : 128; | 111 |
| R_W1_SPCY | 0x121[2:0] | RW | 3 | OSD1 Vertical Character Space | 000 |
| R_W2_INDEX_S | 0x127[7:0] | RW | 8 | OSD2 Display RAM Start Index | 0x54 |
| R_W2_INDEX_E | 0x128[7:0] | RW | 8 | OSD2 Display RAM End Index | 0xFF |
| R_W2_FADE | 0x12B[3:0] | RW | 4 | OSD2 Fade In/Out Level | 0xF |
| R_W2_WMIRX | 0x129[6] | RW | 1 | OSD2 Window Mirror for Horizontal | 0 |

碩 頤 科 技
管 制
DCC CONTROLLED
October 17, 2008

| | | | | | |
|-----------------|------------|----|---|--|------|
| R_W2_WMIRY | 0x12A[6] | RW | 1 | OSD2 Window Flip | 0 |
| R_W2_FMIRX | 0x129[7] | RW | 1 | OSD2 Characters Mirror for Horizontal | 0 |
| R_W2_FMIRY | 0x12A[7] | RW | 1 | OSD2 Characters Mirror for Vertical | 0 |
| R_W2_FFRI_SEL | 0x12D[7:0] | RW | 8 | OSD2 Font Fringe Selection Bit7: Left, Up; Bit6: Up; Bit5: Right, Up; Bit4: Left; Bit3: Right; Bit2: Left, Down; Bit1: Down; Bit0: Right, Down; | 0xFF |
| R_W2_FFRI_H | 0x12C[3:0] | RW | 4 | OSD2 Font Fringe Horizontal Width (R_W2_FFRI_H<=R_W2_MULX) 4'b0000: 1 Pixel; ~4'b1111: 16 Pixels; | 0x0 |
| R_W2_FFRI_V | 0x12C[6:4] | RW | 3 | OSD2 Font Fringe Vertical Width (R_W2_FFRI_V<=R_W2_MULY) 3'b000: 1 Pixel; ~3'b111: 8 Pixels; | 000 |
| R_W2_FFRI_COR | 0x12E[2:0] | RW | 3 | OSD2 Font Fringe Color Bit2: Color R; Bit1: Color G; Bit0: Color B | 000 |
| R_W2_MULX | 0x129[4:0] | RW | 5 | OSD2 Horizontal Character Size 5'b00000: x1; ~5'b01111: x16; 5'b10000: x0.5 (Odd); 5'b10001: x0.5 (Even); 5'b1001X: x0.5 (Field Change) | 0x0 |
| R_W2_MULY | 0x12A[3:0] | RW | 4 | OSD2 Vertical Character Size 4'b0000: x1; ~4'b0111: x8 4'b1000: x0.5 (Odd); 4'b1001: x0.5 (Even), 4'b101X: x0.5 (Field Change) | 0x0 |
| R_W2_VANISH_LN | 0x12E[7:4] | RW | 4 | OSD2 Vanish Line Number | 0x0 |
| R_W2_VANISH_DIR | 0x12E[3] | RW | 1 | OSD2 Vanish Line Direction | 0 |
| R_W2_WFRI_EN | 0x12F[7] | RW | 1 | OSD2 Window Fringe Enable | 0 |
| R_W2_WFRI_H | 0x12F[3:0] | RW | 4 | OSD2 Window Fringe Horizontal Width (Pixel) | 0x0 |
| R_W2_WFRI_V | 0x12F[6:4] | RW | 3 | OSD2 Window Fringe Vertical Width (Line) | 000 |
| R_W2_WFRI_R | 0x130[1:0] | RW | 2 | OSD2 Window Fringe Color Color R | 00 |
| R_W2_WFRI_G | 0x130[3:2] | RW | 2 | OSD2 Window Fringe Color Color G | 00 |
| R_W2_WFRI_B | 0x130[5:4] | RW | 2 | OSD2 Window Fringe Color Color B | 00 |
| R_W2_WFRI_FADE | 0x130[7] | RW | 1 | OSD2 Window Fringe Fade In/Out Enable | 0 |
| R_W2_WFRI_BLEN | 0x130[6] | RW | 1 | OSD2 Window Fringe Blink Enable | 0 |
| R_W2_WDLY | 0x12B[6:4] | RW | 3 | OSD2 Window Delay (Pixel) | 000 |
| R_W2_EN | 0x131[7] | RW | 1 | OSD2 Window Enable | 0 |
| R_W2_CYCLE | 0x131[6:4] | RW | 3 | OSD2 Blink Period (in VSYNC) 3'b000 : 1; 3'b001 : 2; 3'b010 : 4; 3'b011 : 8; 3'b100 : 16; 3'b101 : 32; 3'b110 : 64; 3'b111 : 128; | 111 |
| R_W2_SPCY | 0x131[2:0] | RW | 3 | OSD2 Vertical Character Space | 000 |
| R_EXTOSD_EN | 0x100[0] | RW | 1 | Set to 0 | 0 |

碩頓科技 BiTEK

管 October 17, 2008 制

DCC CONTROLLED




Figure 6-32 OSD Windows Attribute

BiTEK
For Your Reference Only



6.30.4 OSD Windows Overlap Selection

以下 Register 用來選擇 OSD 視窗重疊的順序。

Table 6-61 OSD Windows Overlap Selection

| Mnemonic | Address | R/W | Bits | Description | Default |
|-------------|------------|-----|------|-------------------------------|---------|
| R OSD_LAYER | 0x101[7:5] | RW | 3 | OSD Windows Overlap Selection | 000 |
| | | | | 000 OSD0->OSD1->OSD2 | |
| | | | | 001 OSD0->OSD2->OSD1 | |
| | | | | 010 OSD1->OSD0->OSD2 | |
| | | | | 011 OSD1->OSD2->OSD0 | |
| | | | | 100 OSD2->OSD0->OSD1 | |
| | | | | 101, 11x OSD2->OSD1->OSD0 | |




Figure 6-33 OSD Windows Overlap

6.30.5 OSD User Programmable RAM Selection

以下 Register 用來選擇讀/寫 OSD User Programmable RAM 時所用的 Memory Bank。

Table 6-62 User Programmable RAM Selection

| Mnemonic | Address | R/W | Bits | Description | Default |
|------------|------------|-----|------|--|---------|
| R BANK_SEL | 0x101[4:2] | RW | 3 | User Programmable RAM Banks Selection | 000 |
| | | | | 000 Bank 0, Mapping to User Font 0~7 (Mapping to R Color Font 0~7) | |
| | | | | 001 Bank 1, Mapping to User Font 8~15 (Mapping to R Color Font 8~15) | |
| | | | | 010 Bank 2, Mapping to User Font 16~23 (Mapping to G Color Font 0~7) | |
| | | | | 011 Bank 3, Mapping to User Font 24~31 (Mapping to G Color Font 8~15) | |
| | | | | 100 Bank 4, Mapping to User Font 32~39 | |

碩 頤 科 技
BITEK
智 制
DCC CONTROLLED
2008.11.17

| | | | | | | |
|-----|--|--|--|--|--|--|
| | | | | | (Mapping to B Color Font 0~7) | |
| 101 | | | | | Bank 5, Mapping to User Font 40~47 (Mapping to B Color Font 8~15) | |

BiTEK Confidential
For Your Reference ONLY



6.30.6 OSD Clock Control

BIT1625 OSD部份提供 Clock 開或關的功能，其相關Registers設定請參考 **Table 6-63**。

Table 6-63 OSD Clock Setting Register

| Mnemonic | Address | R/W | Bits | Description | Default |
|--------------|----------|-----|------|--|---------|
| R OSDCLK_EN | 0x00B[0] | RW | 1 | OSD Clock Enable 0: Disable 1: Enable | 1 |
| R OSDCLK_POL | 0x00B[1] | RW | 1 | OSD Clock Polarity 0: Normal 1: Invert | 1 |

6.30.7 OSD Built-In Fixed Font

BIT1625 已內建 128 種 OSD 字型，其定址如下：

| | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
|---|-----|----|---|---|---|---|------|---|---|---|---|-----|---|---|---|---|
| 0 | ... | .. | · | | | | · ·· | ○ | 色 | 饱 | 和 | 亮 | 度 | 对 | 比 | |
| 1 | — | — | — | — | — | — | — | ○ | ○ | ○ | ○ | ○ | ○ | ◀ | ▶ | |
| 2 | ! | " | 相 | 清 | % | 晰 | ' | 号 | 无 | 画 | + | 面 | - | . | / | |
| 3 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | : | ; | □ | = | ☒ | |
| 4 | @ | A | B | C | D | E | F | G | H | I | J | K | L | M | N | |
| 5 | P | Q | R | S | T | U | V | W | X | Y | Z | [°] | 信 | _ | | |
| 6 | ' | a | b | c | d | e | f | g | h | i | j | k | l | m | n | |
| 7 | p | q | r | s | t | u | v | w | x | y | z | ◀ | ○ | ◎ | / | |

Figure 6-34 Fixed Font



6.31 Timer

BIT1625 提供了兩個獨立 16 位元的計數器，相關說明及設定請參考下列圖表。

Table 6-64 Timer Register

| Mnemonic | Address | R/W | Bits | Description | Default |
|--------------------|-----------------------|-----|------|--|---------|
| R_TIMER0_VAL | 0x143[7:0],0x142[7:0] | RW | 16 | Timer 0 Count Value | 0x0000 |
| R_TIMER0_EN | 0x144[0] | RW | 1 | Timer 0 Enable 0: Disable 1: Enable | 0 |
| R_TIMER0_MODE | 0x144[1] | RW | 1 | Timer 0 Count Mode 0: Circulation 1: One-Shot | 0 |
| R_TIMER0_BASE_MODE | 0x144[3:2] | RW | 2 | Timer 0 Count Base 00: Output VSYNC 01: Output HSYNC 10: Input VSYNC 11: Input HSYNC | 00 |
| R_TIMER1_VAL | 0x146[7:0],0x145[7:0] | RW | 16 | Timer 1 Count Value | 0x0000 |
| R_TIMER1_EN | 0x147[0] | RW | 1 | Timer 1 Enable 0: Disable 1: Enable | 0 |
| R_TIMER1_MODE | 0x147[1] | RW | 1 | Timer 1 Count Mode 0: Circulation 1: One Shot | 0 |
| R_TIMER1_BASE_MODE | 0x147[3:2] | RW | 2 | Timer 1 Count Base 00: Output VSYNC 01: Output HSYNC 10: Input VSYNC 11: Input HSYNC | 00 |




Figure 6-35 Timer Mode 0 (Circulation)




Figure 6-36 Timer Mode 1 (One-Shot)

DCC CONTROLLED

6.32 IR Decoder Function

BIT1625 提供 NEC IR Decoder function，由 BIT1625 偵測 NEC IR Format，並經由 Interrupt 提供給 MCU 參考，其相關 Registers 設定請參考下表：

Table 6-65 IR Pulse Detection Register

| Mnemonic | Address | R/W | Bits | Description | Default |
|--------------|------------|-----|------|---|---------|
| R_IR_CC | 0x149[7:0] | RW | 8 | User Defined Customer Code | 0x00 |
| | 0x148[7:0] | RW | 8 | User Defined Customer /Code | 0x00 |
| R_POL_IR | 0x14A[0] | RW | 1 | NEC IR Polarity 0: Normal 1: Invert | 0 |
| R_IR_DISREPT | 0x14A[1] | RW | 1 | Repeat Code Detection Enable 0: Enable Repeat Code 1: Disable Repeat Code | 0 |
| R_IR_BASE | 0x14A[4:2] | RW | 3 | NEC IR Clock Base 000: XCLK 001: XCLK/2 010: XCLK/3 011: XCLK/4 100: XCLK/5 101: XCLK/6 110: XCLK/7 111: XCLK/8 | 000 |
| R_IR_CHECK | 0x14A[7:5] | RW | 3 | NEC Interrupt Conditions | 000 |
| | | | | [5]: Check IR Code = ~IR /Code [6]: Check IR Data = ~IR /Data [7]: Check IR Code = User Defined Customer Code and IR /Code = User Defined Customer /Code | |
| R_IR_EN | 0x14B[0] | RW | 1 | NEC IR Decoder Enable 0: Disable 1: Enable | 0 |
| R_IR_DB | 0x14B[3:2] | RW | 2 | IR De-Bounce Setup | 00 |
| R_IR_TYPE | 0x14B[4] | R | 1 | IR Code Type 0: First Code 1: Repeat Code | - |
| R_IR_CODE | 0x14C[7:0] | R | 8 | NEC IR /Data Byte | - |
| | 0x14D[7:0] | R | 8 | NEC IR /Code Byte | - |
| | 0x14E[7:0] | R | 8 | NEC IR Data Byte | - |
| | 0x14F[7:0] | R | 8 | NEC IR Code Byte | - |

碩頓科技 **BiTEK**

管 October 17, 2008 制

DCC CONTROLLED

6.33 GPI and KEY Function

BIT1625 內建 2 組GPI (General Purpose Input) PIN (45,46) 可搭配KEY Scan Output 組合成 5 KEY使用，並可針對各個GPI Pin分別規劃為Level Status、Key Down 或 Key Up三種觸發狀態，使用並可經由Interrupt (0x002[7])、R_KEY_STATUS (0x155)及R_KEY_ACK (0x156)讀回其狀態。相關Registers設定請參考 **Table 6-66** 及 **Figure 6-37**。

Table 6-66 GPI and KEY Register

| Mnemonic | Address | R/W | Bits | Description | Default |
|-----------------|------------|-----|------|--|---------|
| R_KEY_STATUS | 0x155[1:0] | R | 2 | Real Time GPI Status | 0x00 |
| R_KEY_ACK | 0x156[1:0] | R | 2 | Key Trigger Status | 0x00 |
| R_KEY_LONG_FLAG | 0x157[7] | R | 1 | Long Key Trigger Flag | 0 |
| R_KEY_LONG_ACK | 0x157[3:0] | R | 4 | Long Key Trigger Status | 0x0 |
| R_KEY_TYPE | 0x150[1:0] | RW | 2 | Key Type Selection 1 0: Positive Edge 1: Negative Edge | 0x00 |
| R_KEY_DEDGE | 0x151[1:0] | RW | 2 | Key Type Selection 2 0: Single Edge 1: Double Edge | 0x00 |
| R_KEY_SRC | 0x152[7] | RW | 1 | Set to 1 | 1 |
| R_KEY_DB | 0x152[6:4] | RW | 3 | GPI De-Bounce Setup | 100 |
| R_KEY_LONG_EN | 0x152[3:0] | RW | 4 | GPI[3:0] Long Key Monitor Enable 0: Disable 1: Enable | 0x0 |
| R_KEY_LONG_STR | 0x153[7:0] | RW | 8 | Long Key Trigger Threshold | 0xFF |
| R_KEY_LONG REP | 0x154[7:0] | RW | 8 | Long Key Trigger Interval | 0x50 |
| R_KEY_CLEAR | 0x157[4] | RW | 1 | Clear Key ACK 0: Normal 1: Clear | 1 |
| R_KEY_TB | 0x157[6:5] | RW | 2 | Long Key Basic Clock Cycle | 01 |
| R_KEY_SRC_64 | 0x14B[1] | RW | 1 | Set to 1 | 0 |




Figure 6-37 Long Key Process

碩頓科技 **BITEK**
管 October 17, 2008 制
DCC CONTROLLED

6.34 PLL and OSC Pads

BIT1625 內建一組PLL，並依據Oscillator所提供的頻率產生可程式化的Clock輸出。其相關公式及Registers請參考 Table 6-67 及 Figure 6-38。

Table 6-67 PLL Register

| Mnemonic | Address | R/W | Bits | Description | Default |
|---------------------------------------|------------|-----|------|---|---------|
| R_PLL_PD | 0x158[0] | RW | 1 | PLL Power Down Enable 0: Normal 1: Disable | 0 |
| R_PLL_RESETN | 0x158[1] | RW | 1 | PLL Reset 0: Reset 1: Normal | 1 |
| R_PLL_HALFCK | 0x158[2] | RW | 1 | PLL Half Clock Output 0: Normal 1: Half Clock | 1 |
| R_PLL_SEL | 0x158[3] | RW | 1 | PLL Clock Control 0: Normal 1: DIV ((R_PLL_DP+1)*2) | 0 |
| Auto Switch Mode 0 Input Widows Setup | | | | | |
| R_PLL_DM_M0 | 0x159[4:0] | RW | 5 | PLL DM Value | 0x08 |
| R_PLL_DN_M0 | 0x15A[6:0] | RW | 7 | PLL DN Value | 0x09 |
| R_PLL_DP_M0 | 0x15B[5:0] | RW | 6 | PLL DP Value | 0x00 |
| Auto Switch Mode 1 Input Widows Setup | | | | | |
| R_PLL_DM_M1 | 0x15C[4:0] | RW | 5 | PLL DM Value | 0x08 |
| R_PLL_DN_M1 | 0x15D[6:0] | RW | 7 | PLL DN Value | 0x09 |
| R_PLL_DP_M1 | 0x15E[5:0] | RW | 6 | PLL DP Value | 0x00 |

$$\text{PLL_OUT} = \frac{(R_{\text{PLL_DN}}+1)}{(R_{\text{PLL_DM}}+1)} * \frac{1}{2^{R_{\text{PLL_HALFCK}}}} * \frac{1}{((R_{\text{PLL_DP}}+1)*2)} * \text{OSC_Freq_Sel}$$

Figure 6-38 PLL Frequency Formula

碩頓科技 BiTEK

管 October 17, 2008 制

DCC CONTROLLED

6.35 Auto Detection

BIT1625 提供七種輸入訊號偵測機制，分別為 PCLK Base SYNC Detection、XCLK Base HSYNC Detection、Mode Change Detection、Mode Type Detection、Even/Odd Type Detection、Data Enable Signal Detection 和 No Signal Detection。

6.35.1 PCLK Base SYNC Detection

以 PCLK 偵測 External HSYNC、External VSYNC Low Pulse Width 及 Total SYNC Width，其主要作為 SYNC 極性判別及模式的偵測，此偵測機制 Power On 時就會自動啓動且無法由 MCU 去終止或啓動，其操作步驟如下：

(讀取偵測 SYNC 資料)

Register (0x160[7:0]): HSYNC Low Pulse (in PCLK)。

Register (0x164[7:4], 0x161[7:0]): HSYNC Total Width (in PCLK)。

Register (0x162[7:0]): VSYNC Low Pulse (in HSYNC)。

Register (0x164[2:0], 0x163[7:0]): VSYNC Total Width (in HSYNC)。

6.35.2 XCLK Base HSYNC Detection

以 XCLK 偵測 External HSYNC，其主要作為模式的判別。此偵測機制會以 XCLK 為基準計算 Input HSYNC Low Level Width 和 HSYNC High Level Width，其操作步驟如下：

(讀取偵測 HSYNC 資料)

Register (0x167[7:4], 0x165[7:0]): HSYNC High Level Width (in XCLK)。

Register (0x167[3:0], 0x166[7:0]): HSYNC Low Level Width (in XCLK)。

6.35.3 Mode Change Detection

偵測 VSYNC 變化量，如果 VSYNC 變化量大於 8 條 HSyncs，將會經由 Interrupt 機制回應給 MCU 得知，其操作步驟如下：

Set Interrupt Enable (Register: 0x004[2])。

如果 VSYNC 變化量大於 8，將會由 INT Pin 發出 Interrupt，亦可藉由輪詢的方式讀取 Interrupt Flag (Register: 0x002[2]) 而得知。

6.35.4 Mode Type Detection

自動辨別 NTSC/PAL Mode 並可由 Register (0x16A[1]) 直接讀出其狀態。

6.35.5 Even/Odd Type Detection

自動判別 VSYNC 是否有 Even/Odd 相關變化，並可由 Register (0x16A[2]) 直接讀出其狀態。

6.35.6 Data Enable Signal Detection

自動偵測 Data Enable Signal Information 以供系統作為設定 Input Windows 的參考。

6.35.7 No Signal Detection

自動判別 HSYNC 是否有 Toggle，如果在 2047 XCLKs 內沒有變化將由 Interrupt (0x002[1:0]) 回應或可由 Register (0x16A[3]) 直接讀出其狀態。



Table 6-68 Auto Detection Register

| Mnemonic | Address | R/W | Bits | Description | Default |
|-------------|------------------------|-----|------|--|---------|
| R_IS_XP | 0x160[7:0] | R | 8 | Hsync Low Pulse (Base on PCLK) | - |
| R_IS_XT | 0x164[7:4], 0x161[7:0] | R | 12 | Hsync Total Width (Base on PCLK) | - |
| R_IS_YP | 0x162[7:0] | R | 8 | Vsync Low Pulse (Base on Hsync) | - |
| R_IS_YT | 0x164[2:0], 0x163[7:0] | R | 11 | Vsync Total width (Base on Hsync) | - |
| R_DET_XP | 0x167[7:4], 0x165[7:0] | R | 12 | Hsync High Level Width (Base on XCLK) | - |
| R_DET_XN | 0x167[3:0], 0x166[7:0] | R | 12 | Hsync Low Level Width (Base on XCLK) | - |
| R_HOUNT | 0x169[6:0], 0x168[7:0] | R | 15 | Line Buffer Overflow/Underflow Count | - |
| R_MODECHG | 0x16A[0] | R | 1 | Mode Change Status 0: No Mode Change 1: Vsync Variation Larger than 8 HSyncs | - |
| R_MODE_TYPE | 0x16A[1] | R | 1 | Mode Status 0: 50Hz 1: 60Hz | - |
| R_EVENSAME | 0x16A[2] | R | 1 | Even Type Status 0: Had Even/Odd Information 1: No Even/Odd Information | - |
| R_SGIN | 0x16A[3] | R | 1 | Sync Status 0: Signal Ready 1: No Signal | - |
| R_AUTOON | 0x16A[4] | R | 1 | Auto Blank Status 0: Normal Mode 1: Free-Run Mode | - |
| R_SWITCH | 0x16A[5] | R | 1 | Auto Switch Status 0: Mode 0 1: Mode 1 | - |
| R_EVEN | 0x16A[6] | R | 1 | Even/Odd Information 0: Even Field 1: Odd Field | - |
| R_IDE_INFO | 0x16C[3:0], 0x16B[7:0] | R | 12 | Input Data Enable Information | - |
| R_IDE_DET | 0x4E[1:0] | RW | 2 | Input Data Enable Mode Selection 00: Hsync Low Pulse Information 01: Hsync High Pulse Information 10: Vsync Low Pulse Information 11: Vsync High Pulse Information | 00 |
| R_IDE_SEL | 0x4E[3:2] | RW | 2 | Input Data Enable Source Selection 00: From Hsync 1 (Hsync Pin) 01: From Vsync 1 (Vsync Pin) 10: From Hsync 2 (VD) 11: From Vsync 2 (VD) | 00 |

碩頓科技 BITEK 制管

October 17, 2008

DCC CONTROLLED

7 User Interface

BIT1625 提供二種 Interface Mode (Slave Mode 和 Script Master Mode)，使其能應用在不同的環境中。

7.1 Options Pins

BIT1625 使用 4 根外部 Pins 來做 Mode 的選擇。主要可以分為 Master 與 Slave Mode。Slave Mode 下，外部的 MCU 可以經由 Pin OP1、OP0 控制 BIT1625，並視需要選擇 Two-Wire Serial Interface (TWSI) Protocol 或是 Bitek Bus Protocol。Master Mode 則是運用 BIT1625 內建 CPU 搭配外部程式記憶體完成系統設計。在 Master Mode 下 Script MCU 則只需要搭配 24 系列的 Serial EEPROM，並利用 Bitek 自行定義的指令集，即可完成 BIT1625 的相關控制。

Script MCU 支援兩種工作模式，分別是 Single 24C16 與 Single 24C32。Single 24C16 Mode 可以支援單顆 24C16 以下的 EEPROM；24C32 Mode 可以支援單顆 24C32 系列的 EEPROM (24C32/24C64)，定義及使用方法請參考下表，其示意圖可參考 Figure 7-1、Figure 7-2、Figure 7-3 及錯誤！找不到參照來源。。

| Table 7-1 Options Pins Setup | | | | |
|------------------------------|-----|------|------|-------------------------------------|
| OP5 | OP4 | OP1 | OP0 | Mode |
| 0 | 0 | SCL1 | SDA1 | EEPROM 24C16 Script Mode |
| 0 | 1 | SCL1 | SDA1 | EEPROM 24C32 Script Mode |
| 1 | 0 | SCL1 | SDA1 | TWSI Mode Slave Address (0x00~0x0F) |
| 1 | 1 | SCL1 | SDA1 | BiTEKBUS Mode Slave Address 0x87 |




Figure 7-1 Slave Mode

碩頓科技 BITEK

管 October 17, 2008 制

DCC CONTROLLED




Figure 7-2 Master Mode with Single 24C16




Figure 7-3 Master Mode with Single 24C32

碩頓科技 BiTEK
管 October 17, 2008 制
DCC CONTROLLED

7.2 Master Mode – Script MCU

BIT1625 內建 Script MCU，可提供使用者將程式碼儲存在 Serial EEPROM 中，BIT1625 將會依據使用者所撰寫的程式碼內容，解碼後執行其相對的指令，目前僅支援 24 系列 (24C02~24C64) 的 Serial EEPROM。而執行速度則依據於 TWSI 速度而定，透過設定 R_SERIAL_CKEN_SEL (0x138[2:0]) 可調整 TWSI 速度，從 98KHz ~ 384KHz，參考設定如下表。

| Table 7-2 TWSI Speed | | | |
|--|---|--------|--------|
| R_SERIAL_CKEN_SEL (0x138[2:0], See Table 7-3) | R_XCLK_SEL (0x00B[6:4], See Table 6-10) | | |
| | OSC/1 | OSC/2 | OSC/4 |
| 000 | 97KHz | 48KHz | 24KHz |
| 001 | 189KHz | 95KHz | 47KHz |
| 010 | 372KHz | 186KHz | 93KHz |
| 011 | 585KHz | 292KHz | 146KHz |
| 100 | 614KHz | 307KHz | 153KHz |
| 101 | 768KHz | 384KHz | 192KHz |
| 110 | 945KHz | 472KHz | 236KHz |
| 111 | x | 558KHz | 279KHz |

7.2.1 Architecture

BIT1625 內建之 Script Control 內含 4 個 Internal Registers (A_REG、B_REG、C_REG、Z_REG) 及 5 組 Internal Address Index (PC、EADDR、RADDR、IADDR、R_REG_ADDR)，32 Bytes Internal RAM (0x700~0x71F)，BIT1625 指令集對 EEPROM 只能定址到 2KB，但可以運用 R_EEPROM_BANK_SEL 切換 EEPROM BANK 方式擴增，最多可以定址到 64KB。相關 Registers 如 Table 7-3 所示，所有的算數及邏輯運算皆在 A_REG 及 B_REG 內進行。

Table 7-3 Register and Address Index

| Register and Address Index | Address | R/W | Bits | Memo |
|----------------------------|---------------------------|-----|------|---|
| A_REG | 0x13F[7:0] | R | 8 | Operand A Register |
| B_REG | 0x140[7:0] | R | 8 | Operand B Register |
| C_REG | 0x13E[6] | R | 1 | Carry Flag Register |
| Z_REG | 0x13E[5] | R | 1 | Zero Flag Register |
| PC | - | - | 11 | Program Counter |
| EADDR | - | - | 11 | EEPROM Address |
| RADDR | - | - | 11 | Internal Register Setting Address |
| IADDR | - | - | 8 | TWSI Address Device Address <= R_TWSI_SLAVE REG Address <= Instruction Byte 2 |
| R_REG_ADDR | 0x137[2:0], 0x136[7:0] | RW | 11 | ADDR Register (Shared) FILLR JMPR TABLE |
| R_REG_NUM | 0x134[7:0] | RW | 8 | NUM Register (Shared) FILLR |
| R_REG_CNT | 0x135[7:0] | RW | 8 | Count Register (Shared) FILLR |
| R_SERIAL_CKEN_SEL | 0x138[2:0] | RW | 3 | TWSI SCL SPEED 98KHz ~ 384KHz (111: Fastest; 000: Lowest) |
| R_SECOND_EEPROM | 0x138[3] | RW | 1 | Second EEPROM Enable 0: Single EEPROM 1: Dual EEPROM |

碩穎科技 BITEK
DCC CONTROLLED

| | | | | |
|-------------------|------------|----|---|--|
| R_EEPROM_BANK_SEL | 0x137[7:3] | RW | 5 | EEPROM Bank Selection |
| R_PG_EN | 0x138[4] | RW | 1 | Power Good Function Enable |
| R_PG_POL | 0x138[5] | RW | 1 | Power Monitor Input Inverse 0: Low Active 1: High Active |
| R_POF | 0x13E[4] | R | 1 | Power Low Flag 0: Normal 1: Power Low Reset |
| R MCU_DEBUG | 0x138[6] | RW | 1 | MCU Debug Mode 0: Disable 1: Enable |
| R_TWSI_SEC | 0x138[7] | RW | 1 | Second EEPROM I/O Pin Enable 0: Disable 1: Enable |
| R_TWSI_DET_VALUE | 0x139[7:0] | RW | 8 | Second TWSI Bus Detection Value |
| R_TWSI_DET_IN | 0x13A[7:0] | RW | 8 | Second TWSI Bus Read Value |
| R_TWSI_DET_MODE | 0x13B[1:0] | RW | 2 | Second TWSI Bus Detection Mode (Trigger Condition) 00: ADDR[7:0] = R_TWSI_DET_VALUE[7:0] 01: Write Trigger 10: Read Trigger 11: Write/Read Trigger |
| R_TWSI_SEC_SLAVE | 0x13B[3:2] | RW | 2 | Second TWSI Bus Slave Address |
| R_TWSI_DET_OUT | 0x13D[7:0] | R | 8 | Second TWSI Bus Detection Write Value |
| R_WDT_CLEAR | 0x13B[4] | RW | 1 | WDT Clear |
| R_WDT_SEL | 0x13B[7:5] | RW | 3 | WDT Interval Selection 000 : 20ms; 001 : 40ms; 010 : 80ms; 011 : 160ms; 100 : 320ms; 101 : 640ms; 110 : 1.28sec; 111 : 2.56sec; |
| R_WDT_OV | 0x13E[7] | R | 1 | WDT Overflow |
| R_TWSI_SLAVE | 0x136[6:0] | RW | 7 | TWSI Slave Device Address (Shared) For Instruction MOV @IADDR, A MOV A, @IADDR |
| R_SPI_CTRL | 0x134[7:0] | RW | 8 | SPI Function Control [7] SPI CS Inverse [6] SPI DATA Inverse [5] SPI CLK Inverse [4] SPI SYNC 0: Immediately 1: Synchronized with TCON [3:2] SPI Mode 00: Mode 0 11: Mode 3 [1:0] SPI Speed 00: XCLK/8 01: XCLK/16 10: XCLK/32 11: XCLK/64 |
| R_SPI_CTRL2 | 0x135[4:0] | RW | 5 | SPI Function Control Register 2 |

碩頓科技 BITEK

October 17, 2008

制

DCC CONTROLLED

| | | | | |
|------------|----------|----|---|---|
| | | | | [4:0] SPI Bit Number (N) N = 0~24: Bit Number = N N > 24: Bit Number = 24 |
| R_SPI_LOCK | 0x13C[1] | RW | 1 | SPI Mode Lock 0: Unlocked 1: Locked |
| R_SPI1_EN | 0x13C[2] | RW | 1 | BOUT[5] = SPI CLK BOUT[4] = SPI DATA BOUT[3] = SPI CS |
| R_SPI2_EN | 0x13C[3] | RW | 1 | SRGBOUT[8] = SPI CLK SRGB_SDO = SPI DATA SRGB_CS = SPI CS |
| R_WP_EN | 0x13C[6] | RW | 1 | EEPROM Write Protection Enable 0: Disable 1: Enable |

7.2.2 Instruction Set

BIT1625 內建 Script Control Function 提供下列的指令碼，相對應的 Instruction Set 與 Instruction Format，請參考 Table 7-4 及 Table 7-5。

Table 7-4 Instruction Set

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 | Instruction | Command Byte | C | Z |
|-------|-------|-------|-------|-------|-------|-------|-------|---|--------------|---|---|
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | ADD A_REG \leftarrow A_REG + B_REG | 1 | • | • |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | SUB A_REG \leftarrow A_REG - B_REG | 1 | • | • |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | INC A_REG \leftarrow A_REG + 1 | 1 | • | • |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | DEC A_REG \leftarrow A_REG - 1 | 1 | • | • |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | CLR A_REG \leftarrow 0 | 1 | | • |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | COMP A_REG - B_REG (Not Update A_REG) | 1 | • | • |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | MOV B, A B_REG \leftarrow A_REG | 1 | | |
| 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | HALT Program Stop Into Standby Mode | 1 | | |
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | AND A_REG \leftarrow A_REG (AND) B_REG | 1 | | • |
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | OR A_REG \leftarrow A_REG (OR) B_REG | 1 | | • |
| 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | XOR A_REG \leftarrow A_REG (XOR) B_REG | 1 | | • |
| 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | NOT A_REG \leftarrow ~A_REG | 1 | | • |
| 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | SHR A_REG \leftarrow A_REG >> 1 | 1 | | • |
| 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | SHL A_REG \leftarrow A_REG << 1 | | | |
| 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | SWAP A_REG \leftrightarrow B_REG | 1 | | • |

碩頓科技 BiTEK

管 October 17, 2008

DCC CONTROLLED


| | | | | | | | | | | | |
|---|---|-----|----|----|-----|----|----|---|---|--|---|
| 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | XCHG A_REG[7:4] ⇌ A_REG[3:0] | 1 | | • |
| 0 | 0 | 0 | 1 | 0 | R10 | R9 | R8 | MOV A, R[ADDR] A_REG ← R[ADDR] | 2 | | • |
| 0 | 0 | 0 | 1 | 1 | R10 | R9 | R8 | MOV R[ADDR], A R[ADDR] ← A_REG | 2 | | |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | MOVA, NUM A_REG ← NUM | 2 | | • |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | MOV B, NUM B_REG ← NUM | 2 | | |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | DELAY NUM Delay NUM XCLK | 2 | | |
| 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | NOTC C_FLAG ← ~C_FLAG | 1 | | • |
| 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | NOTZ Z_FLAG ← ~Z_FLAG | 1 | | • |
| 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | RET PC ← RET_ADDR | 1 | | |
| 0 | 0 | 1 | 0 | 1 | E10 | E9 | E8 | MOVE[ADDR], NUM E[ADDR] ← NUM | 3 | | |
| 0 | 0 | 1 | 1 | 0 | R10 | R9 | R8 | MOVR[ADDR], NUM R[ADDR] ← NUM | 3 | | |
| 0 | 0 | 1 | 1 | 1 | R10 | R9 | R8 | FILLR[ADDR], NUM, CNT Loop CNT [RADDR+CNT] ← NUM | 4 | | |
| 0 | 1 | E10 | E9 | E8 | R10 | R9 | R8 | MOVR[ADDR], E[ADDR], CNT Loop CNT R[ADDR+CNT] ← E[ADDR+CNT] | 4 | | |
| 1 | 0 | B2 | B1 | B0 | E10 | E9 | E8 | JB EADDR, Bit If A[Bit] = 1, PC ← EADDR else PC+1 | 2 | | |
| 1 | 1 | 0 | 0 | 0 | E10 | E9 | E8 | MOVE[ADDR], A E[ADDR] ← A_REG | 2 | | |
| 1 | 1 | 0 | 0 | 1 | E10 | E9 | E8 | MOVA, E[ADDR] A_REG ← E[ADDR] | 2 | | • |
| 1 | 1 | 0 | 1 | 0 | 0 | X | X | MOVI[ADDR], A I[ADDR] ← A_REG | 2 | | |
| 1 | 1 | 0 | 1 | 0 | 1 | X | X | MOVS, NUM SPI ← NUM (3 Bytes) | 4 | | |
| 1 | 1 | 0 | 1 | 1 | 0 | X | X | MOVA, I[ADDR] A_REG ← I[ADDR] | 2 | | • |
| 1 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | FILLR LOOP R_REG_CNT R[R_REG_ADDR+CNT] ← R_REG_NUM | 1 | | |
| 1 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | TABLE MOVEA, E[R_REG_ADDR] A_REG ← E[R_REG_ADDR] | 1 | | • |
| 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | Reserved | 2 | | |
| 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | JMPR PC ← R_REG_ADDR | 1 | | |
| 1 | 1 | 1 | 0 | 0 | E10 | E9 | E8 | JCEADDR If C_REG=1, PC←EADDR else PC+1 | 2 | | |
| 1 | 1 | 1 | 0 | 1 | E10 | E9 | E8 | JZEADDR If Z_REG=1, PC←EADDR else PC+1 | 2 | | |
| 1 | 1 | 1 | 1 | 0 | E10 | E9 | E8 | JMP EADDR PC ← EADDR | 2 | | |

硕顿科技 BITEK
 管 制
 DCC CONTROLLED
October 17, 2008


| | | | | | | | | | | | |
|---|---|---|---|---|-----|----|----|---|---|--|--|
| 1 | 1 | 1 | 1 | 1 | E10 | E9 | E8 | CALL EADDR RET_ADDR ← Next Command Address PC ← EADDR (3 Layers of Address Stack) | 2 | | |
|---|---|---|---|---|-----|----|----|---|---|--|--|

Table 7-5 Instruction Format**1 Byte -**


Instruction: ADD; SUB; INC; DEC; CLR; COMP; MOV BA; HALT; AND; OR; XOR; NOT; SHR; SHL; XCHG; SWAP; NOTC; NOTZ; RET; JMPR; FILLR; TABLE

2 Bytes -


Instruction: MOV A, @I[ADDR]; MOV @I[ADDR], A




Instruction: MOV A, R[ADDR]; MOV R[ADDR], A; MOVA, E[ADDR]; MOVE[ADDR], A; JC EADDR; JZ EADDR; JMP EADDR; CALL EADDR



Instruction: JB EADDR, Bit



Instruction: MOV A, NUM; MOV B, NUM; DELAY NUM

3 Bytes -

Instruction: MOVE[ADDR], NUM; MOVR[ADDR], NUM

4 Bytes -

| OPCODE | #NUMBER1 | #NUMBER2 | #NUMBER3 |
|---|----------|----------|----------|
| ← 1byte → ← 1byte → ← 1byte → ← 1byte → | | | |

Instruction: MOV S, NUM

| OPCODE | A10 | A9 | A8 | A7 | A6 | A5 | A4 | A3 | A2 | A1 | A0 | #NUMBER | COUNT VALUE |
|---|-----|----|----|----|----|----|----|----|----|----|----|---------|-------------|
| ← 1byte → | | | | | | | | | | | | | |

Instruction: FILL R[ADDR], NUM, CNT

| OPCODE | E | E | E | R | R | R | E | E | E | E | E | E | R | R | R | R | R | R | R | R | R | COUNT VALUE |
|---|----|---|---|----|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|-------------|
| ← 1byte → | 10 | 9 | 8 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |

Instruction: MOV R[ADDR], E[ADDR], CNT

7.2.3 Start and Interrupt

BIT1625 內建 Script Control Function 提供 Interrupt Process 機制，用以處理 BIT1625 所產生的 Interrupt (0x002[7:0])，並且支援自動 Re-ACK 機制，以減少程式碼的複雜度。相關的程式起始位置請參考 Table 7-6。

Table 7-6 Start and Interrupt

| Event | Type | Address |
|----------------------|-----------|-----------------|
| POR (Power On Reset) | Immediate | PC = 0x10 |
| SIGIN (0x002[0]) | Index | PC = 0x00, 0x01 |
| NOSIG (0x002[1]) | Index | PC = 0x02, 0x03 |
| MODECHG (0x002[2]) | Index | PC = 0x04, 0x05 |
| VSYNC (0x002[3]) | Index | PC = 0x06, 0x07 |
| ERROR1 (0x002[4]) | Index | PC = 0x08, 0x09 |
| ERROR2 (0x002[5]) | Index | PC = 0x0A, 0x0B |
| MV_CC (0x002[6]) | Index | PC = 0x0C, 0x0D |
| IR_KEYIN (0x002[7]) | Index | PC = 0x0E, 0x0F |

7.2.4 Serial EEPROM and ROM Space Mapping

BIT1625 在硬體上可支援 24C16 及 24C32 兩種 Serial EEPROM 的通訊協定，指令集支援最高 2K 的定址空間。使用小於 2KB 程式記憶體時可以完全對映，但使用超過 2KB 時，則需利用 Bank Selection 的方式擴增定址空間，運用 R_EEPROM_BANK_SEL 可以支援到 64KB 的 ROM Size (24C512)，如 Figure 7-4 所示。

碩頓科技 BITEK

管 October 17, 2008 制

DCC CONTROLLED




Figure 7-4 BIT1625 Script Controller Addressing Space

有些應用上希望使用超過 2KB 的程式記憶體，除了使用 24C32 外，BIT1625 提供兩組 TWI 的方式來進行程式記憶體空間的擴充，如錯誤！找不到參考來源。。無論使用單 24C32 或是雙 24C16 的方式，在做跨 Bank 的動作時，一定要先設定 R_EEPROM_BANK_SEL 到正確的 BANK。以錯誤！找不到參考來源。的情況為例：

```
..... ; ROM 1, BANK0
MOV R_EEPROM_BANK_SEL, 001h
MOV R_REG_ADDR_L, 0A0h
MOV R_REG_ADDR_H, 003h
TABLE ; A<= ROM2[0A0h], BANK1
MOV B, A ; ROM1, BANK0
DEC
.....
```

而在定址空間邊界上，則不能讓單一指令跨 BANK，如 MOV S, #NUM 為 4-Byte 的指令，則 MOV S, #NUM 不能存放於 0x7FD、0x7FE、0x7FF，但可以存放在 0x7FC ~ 0x7FF。

```
0x7FC MOV S, NUM (OP Code)
0x7FD NUM 1
0x7FE NUM 2
0x7FF NUM 3
```

7.2.5 Serial EEPROM Write Protection and Power Monitor

BIT1625 新增 Power Monitor 與 Dynamic Write Protection 功能，避免 EEPROM 在惡劣環境下產生非預期的誤動作。Dynamic Write Protection 功能可以參考 Figure 7-2，將 BIT1625 的 OP2 接至 24C16 的 WP Pin，並將 R_WP_EN 設為 1 即可。Power Monitor 功能則是會監控電壓是否正常，若不正常將停止對 Serial EEPROM 讀寫，並對 Script MCU Reset，要使用此功能只要將 R_PGM_EN 設為 1，經過電壓比較器輸出的訊號接至 BIT1625 的 GIN7 即可。

碩頂科技 BITEK
管 制
October 17, 2008
DCC CONTROLLED

7.2.6 Watch Dog Timer

BIT1625 有一 Watch Dog Timer (WDT), R_WDT_SEL 可以選擇 Timer 的 Interval, 當超過此 Interval 沒有對 R_WDT_CLEAR 執行寫入 1、寫入 0 的動作, Script MCU 會自動 Reset, 透過 R_WDT_OV 可以得知本次 Reset 是起因於正常開機還是 WDT Overflow 所導致。

7.2.7 Second TWSI for Multi-Processor Communication

BIT1625 預留OP2 and OP3 為Multi-Processor Communication Port, 其Protocol與TWSI相容, 透過設定R_TWSI_SEC可以開啟此功能, 其示意圖如 Figure 7-3。其工作原理是在此BUS上的動作符合預設的條件時, 就會產生中斷, 此時中斷服務程式就可以執行Multi-Processor Communication的程式。

設定 R_TWSI_DET_MODE 可以決定 TWSI 何種動作會觸動 Interrupt[3]:R_TWSI_SEC_SLAVE[1:0] 決定 BIT1625 在 TWSI 上的 Device Address, R_TWSI_DET_IN[7:0] 及 R_TWSI_DET_OUT[7:0] 則是透過此 BUS 讀寫的資料, R_TWSI_DET_VALUE 配合 R_TWSI_DET_MODE 可以在特定的 Register Address 下產生中斷。

7.2.8 TWSI Write/Read

BIT1625 可以運用 MOV @IADDR, A 和 MOV A, @IADDR 指令, 與 R_TWSI_SLAVE 方便地存取位於 { OP1, OP0 } 上的元件內部資料, 與 Serial EEPROM 相同, 透過最省成本的分時多工方式完成周邊控制, 要注意 TWSI 由於是分享給不同的 Device, 所以不允許此 TWSI 上同時有第二個 Device Address 是 1010XXX 的元件出現。

7.2.9 SPI Interface

BIT1625 為了支援 SPI Interface 的 LCD Panel, 附加了符合多種規格的 SPI Interface 的功能, 透過 R_SPI_CTRL 及 MOV S, #NUM 指令可輕易地完成 LCD Panel 設定功能。SPI 信號可由 R_SPI1_EN 及 R_SPI2_EN 選擇由 BOUT Port 或是 SRGB_D Port 輸出。

7.2.10 Debug Mode

為了方便在韌體工程師設計 Master Mode 的程序, 將 R_MCU_DEBUG 設為 1, 切換 Master 與 Slave 時將不會 Reset, 因此可以運用 Master 執行到一 HALT 點後, 再切換至 Slave Mode 讀回 BIT1625 內部狀態的技巧進行 Debug。若應用於 Slave Mode 則必須將 R_MCU_DEBUG 設為 0。

碩頓科技 BITEK

管 October 17, 2008 制

DCC CONTROLLED

7.3 Slave Mode

BIT1625 提供 BiTEKbus 或 Two-Wire Serial Interface (TWSI) 兩種 Protocol 來存取 Register Sets，並由 OP4 Pin 來決定所選用的 Protocol。當 OP4 為 1，選用 BiTEKbus Protocol；當 OP4 為 0，則選用 TWSI Protocol。

7.3.1 BiTEKbus Protocol

BIT1625 Slave Address 為 0x87。




Figure 7-5 Bitek Serial Interface Bus – Extension Mode

BiTEK

For Your Reference ONLY



7.3.2 TWSI Protocol

BIT1625 Slave Address 也支援 Two-Wire Serial Interface (TWSI) Protocol，以便對 BIT1625 Register Sets 做存取動作。

7.3.2.1 TWSI Protocol Device Address

BIT1625 TWSI Protocol 須在送出 Start Bit 之後送出 8 Bits Device Address (Slave Address)。相關設定請參考下表。

Table 7-7 TWSI Protocol Device Address

| Internal Register Address | Write Device Address | Read Device Address |
|------------------------------------|----------------------|---------------------|
| 0x000~0x0FF (Register Bank1) | 0x00 | 0x01 |
| 0x100~0x17F (Register Bank2) | 0x02 | 0x03 |
| 0x200~0x2FF (Gamma Table) | 0x04 | 0x05 |
| 0x300~0x33F (OSD Attribute RAM) | 0x06 | 0x07 |
| 0x400~0x4FF (OSD Display RAM) | 0x08 | 0x09 |
| 0x500~0x5FF (OSD Display RAM) | 0x0A | 0x0B |
| 0x600~0x6FF (OSD User Font RAM) | 0x0C | 0x0D |
| 0x700~0x71F (Buffer) | 0x0E | 0x0F |

碩頓科技 BiTEK

管 October 17, 2008 制

DCC CONTROLLED





Figure 7-6 TWSI Read/Write Mode




8 Timing Diagram


8.1 Hardware Reset



8.2 Clock and Interrupt




8.3 Input Signal



| Symbol | Description | Max. | Min. | Unit |
|------------|------------------|------|------|------|
| TI0S, TI1S | Input Setup Time | 2 | | ns |
| TI0H, TI1H | Input Hold Time | 2 | | ns |

8.4 Output Signal



| Symbol | Description | Timing | Unit |
|-----------|-----------------------------|----------|------|
| TOCK | Output Clock Half Period | | ns |
| TO_MAX_DL | Output Signal Maximum Delay | TOCK - 1 | ns |
| TO_MIN_DL | Output Signal Minimum Delay | TOCK - 4 | ns |

碩頓科技 BiTEK

管 October 17, 2008 制

DCC CONTROLLED

9 Electrical Characteristic

9.1 Absolute Maximum Rating

| SYMBOL | PARAMETER | MIN | TYP | MAX | UNIT |
|------------------|--|------|-----|-----|------|
| AVDD | Supply Voltage for Analog Core | -0.5 | | 3.6 | V |
| VDD18 | Supply Voltage for Digital Core | -0.5 | | 2.5 | V |
| V _{IN} | Input Voltage for Digital Core (5V Tolerant) | -0.5 | | 6 | V |
| T _{STG} | Storage Temperature | -40 | | 125 | °C |

9.2 Recommend Operating Condition

| SYMBOL | PARAMETER | MIN | TYP | MAX | UNIT |
|------------------|---------------------------------|------|-----|------|------|
| AVDD | Supply Voltage for Analog Core | 3.0 | 3.3 | 3.6 | V |
| VDD18 | Supply Voltage for Digital Core | 1.62 | 1.8 | 1.98 | V |
| VDD33 | Supply Voltage for I/O Pad | 3.0 | 3.3 | 3.6 | V |
| T _{OPR} | Operating Temperature | -20 | | 85 | °C |

9.3 DC Electrical Characters

(under Recommend Operating Condition and T_J = 0°C to 115°C)

| SYMBOL | PARAMETER | CONDITION | MIN | TYP | MAX | UNIT |
|-----------------|--|-------------------------------|------|------|------|------|
| I _{IL} | Input Leakage Current | No pull-up nor pull-down | | | 10 | uA |
| I _{OZ} | Tri-state Leakage Current | | | | 10 | uA |
| V _{IL} | Input Low Voltage | CMOS | -0.3 | | 0.8 | V |
| V _{IH} | Input High Voltage | CMOS | 2.0 | | 5.5 | V |
| V _{OL} | Output Low Voltage | I _{OL} = 4, 8, 16 mA | | | 0.4 | V |
| V _{OH} | Output High Voltage | I _{OH} = 4, 8, 16 mA | 2.4 | | | V |
| V _{t-} | Schmitt trigger negative going threshold voltage | CMOS | 0.89 | 0.94 | 0.99 | V |
| V _{t+} | Schmitt trigger positive going threshold voltage | CMOS | 1.44 | 1.50 | 1.56 | V |
| R _{pu} | Pull-up Resistance | | 39 | 65 | 116 | kΩ |
| R _{pd} | Pull-down Resistance | | 40 | 56 | 108 | kΩ |

Note: The capacitance listed above does not include pad capacitance and package capacitance.

One can estimate pin capacitance by adding pad capacitance about 0.5pF and the package capacitance.

碩頓科技 BITEK
管 October 17, 2008 制
DCC CONTROLLED

10 Soldering Information

10.1 Reflow Soldering

The choice of heating method may be influenced by plastic QFP package). If infrared or vapor phase heating is used and the package is not absolutely dry (less than 0.1% moisture content by weight), vaporization of the small amount of moisture in them can cause cracking of the plastic body. Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 minutes at 45 °C.

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stenciling or pressure-syringe dispensing before package placement. Several methods exist for reflowing; for example, convection or convection/infrared heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 and 200 seconds depending on heating method.

Typical reflow peak temperatures range from 215 to 270 °C depending on solder paste material. The top-surface temperature of the packages should preferable be kept below 245 °C for thick/large packages (packages with a thickness \geq 2.5 mm or with a volume \geq 350 mm³ so called thick/large packages). The top-surface temperature of the packages should preferable be kept below 260 °C for thin/small packages (packages with a thickness < 2.5 mm and a volume < 350 mm³ so called thin/small packages).

| Stage | Condition | Duration |
|------------------|------------------|------------|
| 1'st Ram Up Rate | max3.0+/-2°C/sec | - |
| Preheat | 150°C ~200°C | 60~180 sec |
| 2'nd Ram Up | max3.0+/-2°C/sec | - |
| Solder Joint | 217°C above | 60~150 sec |
| Peak Temp | 260 +0/-5°C | 20~40 sec |
| Ram Down rate | 6°C/sec max | - |



10.2 Wave Soldering


Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

10.3 Manual Soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300°C. When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.

硕顿科技 BITEK
DCC CONTROLLED
Oct 17, 2008

11 Package Information



Index

| | |
|-------------------------|--------|
| R_6BITS_EN | 16 |
| R_AAGC1_EN | 48 |
| R_AAGC1_HOLD | 48 |
| R_AAGC1_OUT | 53 |
| R_AAGC1_VALUE | 48 |
| R_AAGC2_EN | 49 |
| R_AAGC2_HOLD | 49 |
| R_AAGC2_OUT | 53 |
| R_AAGC2_VALUE | 49 |
| R_ACLAMP_SPEED | 47 |
| R_ACLAMP1_EN | 48 |
| R_ACLAMP1_LEVEL | 47, 48 |
| R_ACLAMP1_TYPE | 48 |
| R_ACLAMP2_EN | 49 |
| R_ACLAMP2_LEVEL | 47, 49 |
| R_ACLAMP2_TYPE | 49 |
| R_AFE_BYP | 50 |
| R_AFE_CS | 50 |
| R_AFE_CTRIB | 50 |
| R_AFE_CTRPH | 50 |
| R_AFE_DEC | 50 |
| R_AFE_ENAC | 50 |
| R_AFE_ENAY | 50 |
| R_AFE_ENIB | 50 |
| R_AFE_ENREF | 50 |
| R_AFE_ENVBG | 50 |
| R_AFE_ENVCM | 50 |
| R_AFE_SEL | 51 |
| R_AFE_SH2VCM | 50 |
| R_AFEBUF_POL | 14 |
| R_AFEBUF_SEL | 14 |
| R_AFECLK_EN | 14 |
| R_AFECLK_POL | 14 |
| R_AFECLK_SEL | 14 |
| R_ANC_SEL | 51 |
| R_ANY_SEL | 51 |
| R_ANZOOM_EN | 29 |
| R_ANZOOM_TYPE | 29 |
| R_APER_SEL | 43 |
| R_AUFD | 52 |
| R_AUTO_KILL | 44 |
| R_AUTO_SWITCH | 27 |
| R_AUTO1_HOLD | 48 |
| R_AUTO2_HOLD | 49 |
| R_AUTOON | 23, 73 |
| R_AUTOON_EN | 23 |
| R_AUTOON_TIME | 23 |
| R_BACKGROUND_EN | 22 |
| R_BANK_SEL | 60, 65 |
| R_BGPU_POINT_N | 41 |
| R_BGPU_POINT_P | 41 |
| R_BIN_REN | 11 |
| R_BLACK_SLOPE | 33 |
| R_BLACK_START | 33 |
| R_BLACKLEVEL_VD | 39 |
| R_BOUT_TRI | 11 |
| R_BPASS_SEL | 43 |
| R_BRIGHTNESS | 33 |
| R_BRIGHTNESS_B | 32 |
| R_BRIGHTNESS_G | 32 |
| R_BRIGHTNESS_R | 32 |
| R_BRIGHTNESS_VD | 39 |
| R_BUS_INV | 20 |
| R_CC_DATA_SEL | 42 |
| R_CC_DATA1 | 42, 54 |
| R_CC_DATA2 | 42, 54 |
| R_CC_ERROR | 54 |
| R_CC_INT | 54 |
| R_CCIR_EN | 44 |
| R_CDV_SEL | 44 |
| R_CH11_THD | 42 |
| R_CH12_THD | 42 |
| R_CH2_THD | 42 |
| R_CHROMA_GAIN | 44, 53 |
| R_CHROMA_GAIN_SEL | 44 |
| R_CHROMA_GAINOUT | 53 |
| R_CHROMA_HUE_VD | 40 |
| R_CHROMA_LPPI1 | 44 |
| R_CHROMA_LPPI2 | 45 |
| R_CHROMA_PHASE | 45 |
| R_CHT_EN | 43 |
| R_CHT_SEL | 43 |
| R_CKV_END | 19 |
| R_CKV_START | 19 |
| R_CLAMP_EN | 36 |
| R_CLK27_EN | 14 |
| R_CLK27_POL | 14 |
| R_COLOR_STANDARD | 53 |
| R_COLORDET | 54 |
| R_COMB_CTHD | 45 |
| R_COMB_EN | 45 |
| R_COMB_YTHD12 | 45 |
| R_COMB_YTHD3 | 45 |
| R_CONTRAST | 33 |
| R_CONTRAST_B | 32 |
| R_CONTRAST_G | 32 |
| R_CONTRAST_R | 32 |
| R_CONTRAST_TYPE | 32 |
| R_CONTRAST_VD | 39 |
| R_COR_SEL | 43 |

硕顿科技 BITEK
管 DCC CONTROLLED 制
October 17, 2008

| | |
|----------------------------|----------------|
| R_CP180_AUTO | 46 |
| R_CP180_SEL | 46 |
| R_CP90_AUTO | 46 |
| R_CP90_SEL | 46 |
| R_CP90TAB_SEL | 46 |
| R_CPH_HALF | 21 |
| R_CPH1_EN | 21 |
| R_CPH1_POL | 21 |
| R_CPH1E_CKSEL | 21 |
| R_CPH10_CKSEL | 21 |
| R_CPH2_EN | 21 |
| R_CPH2_POL | 21 |
| R_CPH2E_CKSEL | 21 |
| R_CPH2O_CKSEL | 21 |
| R_CPH3_EN | 21 |
| R_CPH3_POL | 21 |
| R_CPH3E_CKSEL | 21 |
| R_CPH3O_CKSEL | 21 |
| R_CREFY_EN | 46 |
| R_CTL_EN | 34 |
| R_CTL_EN_VD | 40 |
| R_CTL_THD | 34 |
| R_CTL_THD_VD | 40 |
| R_CTL_U_SEL | 34 |
| R_CTL_USEL_VD | 40 |
| R_CTL_V_SEL | 34 |
| R_CTL_VSEL_VD | 40 |
| R_CUT_AUTO_M0 | 30 |
| R_CUT_AUTO_M1 | 31 |
| R_CUT_MODE_M0 | 30 |
| R_CUT_MODE_M1 | 31 |
| R_DAC_B | 35 |
| R_DAC_C | 35 |
| R_DAC_CEN | 35 |
| R_DAC_CTYPE | 35 |
| R_DACCLK_EN | 14 |
| R_DACCLK_POL | 14 |
| R_DACMAP_EN | 36 |
| R_DAGC1_EN | 48 |
| R_DAGC1_HOLD | 48 |
| R_DAGC1_OUT | 53 |
| R_DAGC1_READY | 54 |
| R_DAGC1_SPEED | 48 |
| R_DAGC1_THD | 48 |
| R_DAGC1_VALUE | 48 |
| R_DAGC1_VSUP | 48 |
| R_DAGC2_EN | 49 |
| R_DAGC2_HOLD | 49 |
| R_DAGC2_OUT | 53 |
| R_DAGC2_READY | 54 |
| R_DAGC2_SPEED | 49 |
| R_DAGC2_THD | 49 |
| R_DAGC2_VALUE | 49 |
| R_DAGC2_VSUP | 49 |
| R_DATA_SLICER_EN_E | 42 |
| R_DATA_SLICER_EN_O | 42 |
| R_DATA_SLICER_LINE_E | 42 |
| R_DATA_SLICER_LINE_O | 42 |
| R_DATA_SLICER_START | 42 |
| R_DATA_SLICER_THD | 42 |
| R_DCLAMP1_EN | 48 |
| R_DCLAMP1_HOLD | 48 |
| R_DCLAMP1_LEVEL | 48 |
| R_DCLAMP1_OUT | 53 |
| R_DCLAMP1_VALUE | 48 |
| R_DCLAMP2_EN | 49 |
| R_DCLAMP2_HOLD | 49 |
| R_DCLAMP2_LEVEL | 49 |
| R_DCLAMP2_OUT | 53 |
| R_DCLAMP2_VALUE | 49 |
| R_DET_XN | 73 |
| R_DET_XP | 73 |
| R_DIFFGAIN1_THD | 48 |
| R_DIFFGAIN2_THD | 49 |
| R_DIS_XS | 27 |
| R_DIS_XW | 27 |
| R_DIS_XW1 | 27 |
| R_DIS_XW2 | 27 |
| R_DIS_YS | 27 |
| R_DIS_YW | 27 |
| R_DITHER_EN | 35 |
| R_DITHER_EVEN | 35 |
| R_DITHER_MASK | 35 |
| R_DITHER_ODD | 35 |
| R_DLYE_OB | 16 |
| R_DLYE_OCLK_M0 | 31 |
| R_DLYE_OCLK_M1 | 31 |
| R_DLYE_OG | 16 |
| R_DLYE_OR | 16 |
| R_DLYO_OB | 16 |
| R_DLYO_OCLK_M0 | 31 |
| R_DLYO_OCLK_M1 | 31 |
| R_DLYO_OG | 16 |
| R_DLYO_OR | 16 |
| R_DVPCLOCK_EN | 14 |
| R_DVPCLOCK_POL | 14 |
| R_DVPCLOCK_SEL | 14 |
| R_EEPROM_BANK_SEL | 76, 77, 81, 82 |
| R_ERROR_TYPE | 8 |
| R_EVEN | 73 |
| R_EVENSAME | 73 |
| R_EXT_SYNC | 26 |
| R_EXTOSD_EN | 63 |
| R_FIDT_O | 53 |
| R_FIDT_THD | 41 |
| R_FREERUN_EN | 22 |

硕 超 科 技 BiTEK

管 October 17, 2008 制

DCC CONTROLLED

| | | | |
|-------------------------|----|-----------------------|--------|
| R_FSEL | 52 | R_IS_XS_M1 | 24 |
| R_GAIN_CTL_VALUE | 44 | R_IS_XT | 73 |
| R_GAIN_CTRL_SPEED | 44 | R_IS_XW_M0 | 24 |
| R_GAMMA_EN | 35 | R_IS_XW_M1 | 24 |
| R_GAMMA_SEL | 35 | R_IS_YP | 73 |
| R_GIN_REN | 11 | R_IS_YS_M0 | 24 |
| R_GIN1_REN | 11 | R_IS_YS_M1 | 24 |
| R_GOUT_TRI | 11 | R_IS_YT | 73 |
| R_GPO_REG | 12 | R_IS_YW_M0 | 24 |
| R_GPO_SEL | 12 | R_IS_YW_M1 | 24 |
| R_GPO_TYPE | 12 | R_ISWAP_GB | 25 |
| R_HCOUNt | 31 | R_ISWAP_RB | 24 |
| R_HLCK_O | 53 | R_ISWAP_RG | 24 |
| R_HLCK_SEL | 23 | R_IVS_SEL | 26 |
| R_HOUNT | 73 | R_KEY_ACK | 70 |
| R_HW_VER | 7 | R_KEY_CLEAR | 70 |
| R_IDE_DET | 73 | R_KEY_DB | 70 |
| R_IDE_INFO | 73 | R_KEY_DEDGE | 70 |
| R_IDE_SEL | 73 | R_KEY_LONG_ACK | 70 |
| R_IHS_SEL | 26 | R_KEY_LONG_EN | 70 |
| R_IHSPS_SEL | 8 | R_KEY_LONG_FLAG | 70 |
| R_IMODE | 26 | R_KEY_LONG REP | 70 |
| R_INCCHRO_O | 54 | R_KEY_LONG_STR | 70 |
| R_INT_ACK | 8 | R_KEY_SRC | 70 |
| R_INT_ERRSEL | 8 | R_KEY_SRC_64 | 70 |
| R_INT_FLAG | 8 | R_KEY_STATUS | 70 |
| R_INT_MASK | 8 | R_KEY_TB | 70 |
| R_INT_TYPE | 8 | R_KEY_TYPE | 70 |
| R_INT_VSSE | 8 | R_KILL_COLOR | 34, 40 |
| R_INTAGC1_EN | 9 | R_KILL_COLOR_VD | 40 |
| R_INTAGC2_EN | 9 | R_LCLK_4X | 14 |
| R_INTCC_EN | 9 | R_LCLK_EN | 13 |
| R_INTHLCK_EN | 9 | R_LCLK_POL | 13 |
| R_INTMODECHG_SEL | 8 | R_LCLK_SEL | 13 |
| R_INTMV_EN | 9 | R_LD_END | 19 |
| R_INTSIGN_SEL | 8 | R_LD_START | 19 |
| R_INTSRC11_EN | 9 | R_LINE_CUT_M0 | 30 |
| R_INTSRC12_EN | 9 | R_LINE_CUT_M1 | 31 |
| R_INTSRC2_EN | 9 | R_LINE_THD1 | 45 |
| R_INTSTDRDY_EN | 9 | R_LINE_THD2 | 45 |
| R_INTSYNCRDY_EN | 9 | R_LINEBUF_CKEN | 14 |
| R_INTVS_POL | 8 | R_LN1CLK_POL | 15 |
| R_IR_BASE | 69 | R_LN2CLK_POL | 15 |
| R_IR_CC | 69 | R_LN3CLK_POL | 15 |
| R_IR_CHECK | 69 | R_LN4CLK_POL | 15 |
| R_IR_CODE | 69 | R_LN5CLK_POL | 15 |
| R_IR_DB | 69 | R_LOAD_EN | 10 |
| R_IR_DISREPT | 69 | R_LOAD_TYPE | 10 |
| R_IR_EN | 69 | R_LOWER_BOUND | 44 |
| R_IR_REN | 11 | R_LTps_MODE | 19 |
| R_IR_TYPE | 69 | R_MASTER_DLY_M0 | 31 |
| R_IS_XP | 73 | R_MASTER_DLY_M1 | 31 |
| R_IS_XS_M0 | 24 | R_MCLK_EN | 13 |

硕 颁 科 技 BiTEK

October 17, 2008

制

DCC CONTROLLED

| | | | |
|--------------------|--------|-------------------|------------|
| R_MCLK_POL | 13 | R_POL_IR | 69 |
| R_MCLK_SEL | 13 | R_POL_IVS | 26 |
| R MCU_DEBUG | 77, 83 | R_POL_LD | 19 |
| R_MODE_TYPE | 73 | R_POL_OCLK | 16 |
| R_MODECHG | 73 | R_POL_OEH | 19 |
| R MV_DET_CHROMA | 54 | R POL_Q2H | 19 |
| R MV_DET_SYNC | 54 | R POL_RIN | 24 |
| R MV_TYPE_CHROMA | 54 | R POL_ROUT | 16 |
| R N44360_AUTOSW | 45 | R POL_STH | 19 |
| R NOCOR_AUTOSW | 45 | R POL_STV | 19 |
| R_NOSIG_SEL | 23 | R_PRDIS_ACTX | 27 |
| R_OCLK_TRI | 11 | R_PRE_FIX2_EN | 28 |
| R_OEH_END | 19 | R_PREF_EN | 43 |
| R_OEH_GATE | 19 | R_PRESCX_EN | 28 |
| R_OEH_START | 19 | R_PRESCX_FILER_EN | 28 |
| R_OS_YT | 18 | R_PRESCX_FILTER | 28 |
| R OSD_LAYER | 65 | R_PRESCX_FIX | 28 |
| R OSDCLK_EN | 67 | R_PRESCX_OVER | 28 |
| R OSDCLK_POL | 67 | R_PRESCX_SHIFT | 28 |
| R_OUT_DACMAP_LB | 36 | R_PRESCX_START | 28 |
| R_OUT_DACMAP_SPACE | 36 | R_PROTECT_MODE | 18 |
| R_OUT_SEL | 45 | R_PWM_OUT | 37 |
| R_PAL_SENSITIVE | 44 | R_PWM1_DUTY | 37 |
| R_PCLK_BASE | 26 | R_PWM1_EN | 37 |
| R_PCLK_EN | 14 | R_PWM1_FREQ | 37 |
| R_PCLK_POL | 13 | R_PWM1_INV | 37 |
| R_PCLK_SEL | 13 | R_PWM1_POL | 37 |
| R_PG_EN | 77, 82 | R_PWM1_REF | 37 |
| R_PG_POL | 77 | R_PWM1_SYNC | 37 |
| R_PLL_DM_M0 | 71 | R_PWM1_TRI | 11 |
| R_PLL_DM_M1 | 71 | R_PWM2_DUTY | 37 |
| R_PLL_DN_M0 | 71 | R_PWM2_EN | 37 |
| R_PLL_DN_M1 | 71 | R_PWM2_FREQ | 37 |
| R_PLL_DP_M0 | 71 | R_PWM2_POL | 37 |
| R_PLL_DP_M1 | 71 | R_PWM2_REF | 37 |
| R_PLL_EAPLL | 50 | R_PWM2_SYNC | 37 |
| R_PLL_HALFCK | 71 | R_PWM2_TRI | 11 |
| R_PLL_ICP0 | 50 | R_PWM3_DUTY | 37 |
| R_PLL_ICP1 | 50 | R_PWM3_EN | 37 |
| R_PLL_PD | 71 | R_PWM3_FREQ | 37 |
| R_PLL_POR | 50 | R_PWM3_POL | 37 |
| R_PLL_RESETN | 71 | R_PWM3_REF | 37 |
| R_PLL_SEL | 71 | R_PWM3_SYNC | 38 |
| R_PLDDTO_ROL | 50 | R_REG_ADDR | 76, 79, 82 |
| R_POF | 77 | R_REG_CNT | 76, 79 |
| R_POL_BIN | 24 | R_REG_NUM | 76, 79 |
| R_POL_BOUT | 16 | R_REGS_CKEN | 14 |
| R_POL_CKV | 19 | R_RIN_REN | 11 |
| R_POL_FRP | 19 | R_ROL_BIN | 24 |
| R_POL_GIN | 24 | R_ROL_BOUT | 16 |
| R_POL_GOUT | 16 | R_ROL_GIN | 24 |
| R_POL_IHS | 26 | R_ROL_GOUT | 16 |
| R_POL_INT | 8 | R_ROL_RIN | 24 |

硕 超 科 技 BiTEK

管 制 October 17, 2008

DCC CONTROLLED

| | | | |
|-------------------------|--------|-----------------------|--------|
| R_ROL_ROUT..... | 16 | R_SRC11..... | 42, 54 |
| R_ROUT_TRI..... | 11 | R_SRC12..... | 42, 54 |
| R_RTS1_SEL..... | 17 | R_SRC2..... | 42, 54 |
| R_RTS2_SEL..... | 17 | R_SRCDET_MODE..... | 42 |
| R_RTS3_SEL..... | 17 | R_SRGB_TRI..... | 11 |
| R_SAT_MODE..... | 34, 40 | R_STD_AUTO..... | 53 |
| R_SAT_MODE_VD..... | 40 | R_STD_COUNT..... | 45 |
| R_SAT_U..... | 34, 40 | R_STD_FREQ..... | 54 |
| R_SAT_U_VD..... | 40 | R_STD_MOD..... | 53 |
| R_SAT_V..... | 34, 40 | R_STD_OFF00..... | 45 |
| R_SAT_V_VD..... | 40 | R_STD_OFF01..... | 45 |
| R_SCX_EN..... | 29 | R_STD_OFF10..... | 45 |
| R_SCX_FILTER..... | 29 | R_STD_PHASE..... | 54 |
| R_SCX_START..... | 29 | R_STD_READY_O..... | 53 |
| R_SCX1_FIX..... | 29 | R_STD_SEL0..... | 53 |
| R_SCX1_INC..... | 29 | R_STD_SEL1..... | 53 |
| R_SCX1_SHIFT..... | 29 | R_STH_END..... | 19 |
| R_SCX2_DEC..... | 29 | R_STH_SEL..... | 19 |
| R_SCX2_FIX..... | 29 | R_STH_START..... | 19 |
| R_SCX2_SHIFT..... | 29 | R_STV_END..... | 19 |
| R_SCY_EN_M0..... | 30 | R_STV_SEL..... | 19 |
| R_SCY_EN_M1..... | 31 | R_STV_SHIFT_CUT..... | 20 |
| R_SCY_FILTER_EN_M0..... | 30 | R_STV_SHIFT_E..... | 20 |
| R_SCY_FILTER_EN_M1..... | 31 | R_STV_SHIFT_O..... | 20 |
| R_SCY_FILTER_M0..... | 30 | R_STV_SHIFT_SRC..... | 20 |
| R_SCY_FILTER_M1..... | 31 | R_STV_SHIFT_TYPE..... | 20 |
| R_SCY_FIX_M0..... | 30 | R_STV_START..... | 19 |
| R_SCY_FIX_M1..... | 30 | R_SW_VER..... | 7 |
| R_SCY_SHIFT_M0..... | 30 | R_SWAP_SRC..... | 17 |
| R_SCY_SHIFT_M1..... | 30 | R_SWAP_UV..... | 26 |
| R_SCYE_START_M0..... | 30 | R_SWAPE_OGB..... | 16 |
| R_SCYE_START_M1..... | 30 | R_SWAPE_ORB..... | 16 |
| R_SCYO_START_M0..... | 30 | R_SWAPE_ORG..... | 16 |
| R_SCYO_START_M1..... | 30 | R_SWAPO_OGB..... | 16 |
| R_SECAM_INVERT..... | 44 | R_SWAPO_ORB..... | 16 |
| R_SECAM_SENSITIVE..... | 44 | R_SWAPO_ORG..... | 16 |
| R_SECOND EEPROM..... | 76 | R_SWITCH..... | 73 |
| R_SECS_AUTOSW..... | 45 | R_SWITCH_MODE..... | 27 |
| R_SEL EVEN..... | 26 | R_SXCR..... | 44 |
| R_SERIAL_CKEN_SEL..... | 76 | R_SYNC_HCE..... | 41 |
| R_SIGNIN..... | 73 | R_SYNC_HCS..... | 41 |
| R_SLICER THD..... | 41 | R_SYNC_HPLL..... | 41 |
| R_SORT_656..... | 26 | R_SYNC_HSS..... | 41 |
| R_SPI_CTRL..... | 77 | R_SYNC_HSYE..... | 41 |
| R_SPI_CTRL2..... | 77 | R_SYNC_HSYS..... | 41 |
| R_SPI_LOCK..... | 78 | R_SYNC_IDEL..... | 41 |
| R_SPI1_EN..... | 78, 83 | R_SYNC_LPADJ..... | 41 |
| R_SPI2_EN..... | 78, 83 | R_SYNC_LPLMT..... | 41 |
| R_SQP_COUNT..... | 54 | R_SYNC_PDGAIN..... | 41 |
| R_SQP_LMT..... | 45 | R_SYNC_READY_O..... | 53 |
| R_SQP_LPPI..... | 45 | R_SYNC_REN..... | 11 |
| R_SQP_SPUP..... | 45 | R_SYNC1_CLAMP..... | 48 |
| R_SRC_SEL..... | 26 | R_SYNC2_CLAMP..... | 49 |

硕 颁 科 技 BiTEK

管 制

October 17, 2008

| | |
|--------------------------|------------|
| R_SYNCO_EN | 18 |
| R_SYNCO_MODE | 18 |
| R_TCLK_EN | 13 |
| R_TCLK_POL | 13 |
| R_TCLK_SEL | 13 |
| R_TCON_EN | 19 |
| R_TCON_RL | 19 |
| R_TCON_UD | 19 |
| R_TESTPAT_B | 22 |
| R_TESTPAT_DIR | 22 |
| R_TESTPAT_G | 22 |
| R_TESTPAT_HV | 22 |
| R_TESTPAT_Q | 22 |
| R_TESTPAT_R | 22 |
| R_TESTPAT_TYPE | 22 |
| R_THRESHOLD_QAM | 44 |
| R_THRESHOLD_SECAM | 44 |
| R_TIMER0_BASE_MODE | 68 |
| R_TIMER0_EN | 68 |
| R_TIMER0_MODE | 68 |
| R_TIMER0_VAL | 68 |
| R_TIMER1_BASE_MODE | 68 |
| R_TIMER1_EN | 68 |
| R_TIMER1_MODE | 68 |
| R_TIMER1_VAL | 68 |
| R_TOUT_REN | 11 |
| R_TOUT_TRI | 11 |
| R_TWSI_DET_IN | 77, 83 |
| R_TWSI_DET_MODE | 77, 83 |
| R_TWSI_DET_OUT | 77, 83 |
| R_TWSI_DET_VALUE | 77, 83 |
| R_TWSI_SEC | 77, 83 |
| R_TWSI_SEC_SLAVE | 77, 83 |
| R_TWSI_SLAVE | 76, 77, 83 |
| R_UDLY_VD | 40 |
| R_UGAIN_VD | 40 |
| R_UNSHARP_EN | 33 |
| R_UNSHARP_EN_VD | 39 |
| R_UNSHARP_THD | 33 |
| R_UNSHARP_THD_VD | 39 |
| R_UNSHARP_VAL | 33 |
| R_UNSHARP_VAL_VD | 39 |
| R_UPDN_SEL_M0 | 30 |
| R_UPDN_SEL_M1 | 30 |
| R_UPPER_BOUND | 44 |
| R_VCOM_SEL | 20 |
| R_VCOM_SHIFT | 19 |
| R_VCOM_TYPE | 20 |
| R_VD_PATH | 25 |
| R_VDCLK_SEL | 14 |
| R_VDLY_VD | 40 |
| R_VGAIN_VD | 40 |
| R_VISUAL_TYPE | 26 |
| R_VNOISE_MODE | 41 |
| R_VP_ERR2_EN | 8 |
| R_VTRC | 41 |
| R_W0_CYCLE | 61 |
| R_W0_EN | 61 |
| R_W0_FADE | 61 |
| R_W0_FFRI_COR | 61 |
| R_W0_FFRI_H | 61 |
| R_W0_FFRI_SEL | 61 |
| R_W0_FFRI_V | 61 |
| R_W0_FMIRX | 61 |
| R_W0_FMIRY | 61 |
| R_W0_H | 56 |
| R_W0_INDEX_E | 61 |
| R_W0_INDEX_S | 61 |
| R_W0_MULX | 61 |
| R_W0_MULY | 61 |
| R_W0_SPCY | 61 |
| R_W0_VANISH_DIR | 61 |
| R_W0_VANISH_LN | 61 |
| R_W0_W | 56 |
| R_W0_WDLY | 61 |
| R_W0_WFRI_B | 61 |
| R_W0_WFRI_BLEN | 61 |
| R_W0_WFRI_EN | 61 |
| R_W0_WFRI_FADE | 61 |
| R_W0_WFRI_G | 61 |
| R_W0_WFRI_H | 61 |
| R_W0_WFRI_R | 61 |
| R_W0_WFRI_V | 61 |
| R_W0_WMIRX | 61 |
| R_W0_WMIRY | 61 |
| R_W0_X | 56 |
| R_W0_Y | 56 |
| R_W1_CYCLE | 62 |
| R_W1_EN | 62 |
| R_W1_FADE | 62 |
| R_W1_FFRI_COR | 62 |
| R_W1_FFRI_H | 62 |
| R_W1_FFRI_SEL | 62 |
| R_W1_FFRI_V | 62 |
| R_W1_FMIRX | 62 |
| R_W1_FMIRY | 62 |
| R_W1_H | 56 |
| R_W1_INDEX_E | 62 |
| R_W1_INDEX_S | 62 |
| R_W1_MULX | 62 |
| R_W1_MULY | 62 |
| R_W1_SPCY | 62 |
| R_W1_VANISH_DIR | 62 |
| R_W1_VANISH_LN | 62 |
| R_W1_W | 56 |
| R_W1_WDLY | 62 |

硕 虹 科 技 BiTEK

管 制 October 17, 2008

DCC CONTROLLED

| | |
|-----------------------|--------|
| R_W1_WFRI_B..... | 62 |
| R_W1_WFRI_BLEN | 62 |
| R_W1_WFRI_EN..... | 62 |
| R_W1_WFRI_FADE | 62 |
| R_W1_WFRI_G..... | 62 |
| R_W1_WFRI_H..... | 62 |
| R_W1_WFRI_R..... | 62 |
| R_W1_WFRI_V..... | 62 |
| R_W1_WMIRX..... | 62 |
| R_W1_WMIRY..... | 62 |
| R_W1_X..... | 56 |
| R_W1_Y..... | 56 |
| R_W2_CYCLE..... | 63 |
| R_W2_EN..... | 63 |
| R_W2_FADE..... | 62 |
| R_W2_FFRI_COR..... | 63 |
| R_W2_FFRI_H..... | 63 |
| R_W2_FFRI_SEL..... | 63 |
| R_W2_FFRI_V..... | 63 |
| R_W2_FMIRX..... | 63 |
| R_W2_FMIRY..... | 63 |
| R_W2_H..... | 56 |
| R_W2_INDEX_E..... | 62 |
| R_W2_INDEX_S..... | 62 |
| R_W2_MULX..... | 63 |
| R_W2_MULY..... | 63 |
| R_W2_SPCY..... | 63 |
| R_W2_VANISH_DIR | 63 |
| R_W2_VANISH_LN..... | 63 |
| R_W2_W..... | 56 |
| R_W2_WDLY..... | 63 |
| R_W2_WFRI_B..... | 63 |
| R_W2_WFRI_BLEN | 63 |
| R_W2_WFRI_EN..... | 63 |
| R_W2_WFRI_FADE | 63 |
| R_W2_WFRI_G..... | 63 |
| R_W2_WFRI_H..... | 63 |
| R_W2_WFRI_R..... | 63 |
| R_W2_WFRI_V..... | 63 |
| R_W2_WMIRX..... | 62 |
| R_W2_WMIRY..... | 63 |
| R_W2_X..... | 56 |
| R_W2_Y..... | 56 |
| R_WDT_CLEAR..... | 77, 83 |
| R_WDT_OV..... | 77, 83 |
| R_WDT_SEL..... | 77 |
| R_WHITE_SLOPE..... | 33 |
| R_WHITE_START..... | 33 |
| R_WP_EN..... | 78, 82 |
| R_XCLK_SEL..... | 13, 76 |
| R_Y_AUTO..... | 45, 46 |
| R_Y_SEL..... | 45 |
| R_Y1D_SEL..... | 46 |
| R_Y2R_SEL..... | 34 |
| R_YC_EN..... | 51 |
| R_YDEL..... | 43 |
| R_YP90REF13_EN | 46 |
| R_YREFC_EN..... | 46 |
| R_ZERO1_EN..... | 16 |
| R_ZERO2_EN..... | 16 |

BI TEK
For Your Reference Only

