

## Low Resistance Antenna Tuning Switch

#### Features

- Designed for high-linearity antenna tuning switching and RF tuning applications
- Ultra low  $R_{ON}$  resistance of 1.15  $\Omega$  at each port in ON state
- Low  $C_{OFF}$  capacitance of 140 fF at each port in OFF state
- High RF operating peak voltage handling of 42 V in OFF state
- Resonance-Stopper Antenna Tuning
- Low harmonic generation
- 3 GPIO pins control interface
- No RF parameter change within supply voltage range
- Small form factor 1.1 mm x 1.5 mm (MSL1, 260°C per JEDEC J-STD-020)
- RoHS and WEEE compliant package


#### Application

- Impedance Tuning
- Antenna Tuning
- Inductance Tuning
- Tunable Filters

#### **Product Validation**

Qualified for industrial applications according to the relevant tests of JEDEC47/20/22.

#### **Block diagram**





 $1.1 \, x \, 1.5 \, mm^2$ 

Low Resistance Antenna Tuning Switch

Table of Contents

## **Table of Contents**

Та	ble of Contents	1
1	Features	2
2	Maximum Ratings	3
3	DC Characteristics	5
4	RF Small Signal Characteristics	6
5	RF large signal parameter	8
6	Logic Truth Table	10
7	Application Information	10
8	Package Information	11



#### Features

#### **1** Features

- Designed for high-linearity antenna tuning switching and RF tuning applications
- Ultra low  $R_{ON}$  resistance of 1.15  $\Omega$  at each port in ON state
- Low  $C_{OFF}$  capacitance of 140 fF at each port in OFF state
- High RF operating peak voltage handling of 42 V in OFF state
- Low harmonic generation
- Resonance-Stopper Antenna Tuning
- 3 GPIO pins control interface
- No RF parameter change within supply voltage range
- Small form factor 1.1 mm x 1.5 mm (MSL1, 260°C per JEDEC J-STD-020)
- RoHS and WEEE compliant package



#### Description

The BGSA143GL10 is a small and versatile Single-Pole Quad Throw (SP4T) RF switch optimized for low  $C_{off}$  as well as low  $R_{on}$  enabling applications up to 6.0 GHz. GPIO digital control lines offer the possibility to adopt SP4T, SPDT along with SPST topology for an optimum flexibility in RF Front-end designs.

The BGSA143GL10 is ideal for high Q tuning applications. This single supply chip integrates on-chip CMOS logic control. It can be driven by 2 or 3 CMOS or TTL compatible control input signals. Due to its high RF voltage ruggedness and OFF RF ports reflective short feature, it is suited for switching any reactive devices such as inductors and capacitors in RF matching circuits without significant losses, also mitigating or even eradicating unwanted parasitic RF resonances.



Product Name	Marking	Package
BGSA143GL10	К9	TSLP-10-2





**Maximum Ratings** 

## 2 Maximum Ratings

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Тур.	Max.		
Frequency Range	f	0.4	-	-	GHz	1)
Supply voltage <sup>2)</sup>	V <sub>DD</sub>	-0.5	-	6.0	V	Only for infrequent and short duration time periods
Storage temperature range	T <sub>STG</sub>	-55	-	150	°C	-
RF input power	P <sub>RF_max</sub>	-	-	40	dBm	Pulsed RF input power, duty cycle of 25% with T_period= 4620 μs, ON-state, setup as of Fig. 2
RF peak voltage	V <sub>RF_max</sub>	-	-	50	V	Short term peaks (1µs, duty cy- cle 0.1%), Isolation mode, test setup acc. Fig. 1 and exceeding typical linearity, <i>R</i> <sub>ON</sub> and <i>C</i> <sub>OFF</sub> parameters
ESD capability, CDM <sup>3)</sup>	V <sub>ESD<sub>CDM</sub></sub>	-1	-	+1	kV	
ESD capability, HBM <sup>4)</sup>	V <sub>ESDHBM</sub>	-0.6	-	+0.6	kV	
ESD capability, system level (RF port) <sup>5)</sup>	V <sub>ESDANT</sub>	-8	-	+8	kV	RFx vs system GND, with 27 nH shunt inductor on tested port
Junction temperature	Tj	-	_	125	°C	-
Thermal resistance junction - soldering point	R <sub>thJS</sub>	-	-	43	K/W	-
Control Voltage Levels	V <sub>Ctrl</sub>	-0.7	-	V <sub>Ctrl</sub> +0.7 (max. 3.6)	V	-

#### **Table 1: Maximum Ratings, Table I** at $T_A = 25$ °C, unless otherwise specified

<sup>1)</sup> Switch has a low-pass response. For higher frequencies, losses have to be considered for their impact on thermal heating. The DC voltage at RF ports V<sub>RFDC</sub> has to be 0V.

<sup>2)</sup> Note: Consider any ripple voltages on top of  $V_{IO}$ . A high RF ripple at the  $V_{IO}$  can exceed the maximum ratings by  $V_{Ctrl} = V_{DC} + V_{Ripple}$ .

<sup>3)</sup> Field-Induced Charged-Device Model ANSI/ESDA/JEDEC JS-002 Simulates charging/discharging events that occur in production equipment and processes. Potential for CDM ESD events occurs whenever there is metal-to-metal contact in manufacturing.

<sup>4)</sup> Human Body Model ANSI/ESDA/JEDEC JS-001 ( $R = 1.5 \text{ k}\Omega$ , C = 100 pF).

<sup>5)</sup> IEC 61000-4-2 ( $R = 330 \Omega$ , C = 150 pF), contact discharge.

Warning: Stresses above the max. values listed here may cause permanent damage to the device. Maximum ratings are absolute ratings; exceeding only one of these values may cause irreversible damage to the integrated circuit. Exposure to conditions at or below absolute maximum rating but above the specified maximum operation conditions may affect device reliability and life time. Functionality of the device might not be given under these conditions.

# infineon

#### **Maximum Ratings**




Figure 1: RF operating voltage measurement configuration - OFF mode




Figure 2: RF operating and Harmonics generation measurement configuration - RFx ON mode



#### **DC Characteristics**

## **3 DC Characteristics**

#### **Table 2: Operation Ranges**

Parameter	Symbol		Values		Unit	Note / Test Condition	
		Min.	Тур.	Max.			
Supply voltage	V <sub>DD</sub>	1.65	2.8	3.6	V	-	
Supply current	I <sub>DD</sub>	45	60	200 <sup>1</sup>	μA	$^{1}T_{A} = 85 ^{\circ}\text{C},$	
						P <sub>IN</sub> = 36 dBm, ON mode	
Control voltage low	V <sub>Ctrl,low</sub>	0	-	0.45	V	-	
Control voltage high	V <sub>Ctrl,high</sub>	1.2	1.8	2.85	V	V <sub>Ctrl,high</sub> < V <sub>DD</sub>	
Control current low	I <sub>Ctrl,low</sub>	-1	0	1	μA	-	
Control current high	I <sub>Ctrl,high</sub>	-1	0	4	μA	V <sub>Ctrl,high</sub> < V <sub>DD</sub>	
						$1 M\Omega$ Pull-Down resistor at	
						Control Pins	
Ambient temperature	T <sub>A</sub>	-40	25	85	°C	-	
Power Up Settling Time	t <sub>Pup</sub>	-	10	25	μs	Time from $V_{DD}$ Min. power	
						level to 90 % RF-signal	
Switching Time	t <sub>ST</sub>	-	5	8	μs	Time between RF states in	
						active mode V <sub>Ctl,high</sub> Min. or	
						V <sub>Ctl,low</sub> Max. level to 90 % RF-	
						signal	
RF Rise Time	t <sub>RT</sub>	-	1	5	μs	Time between 10 % to 90 %	
						RF-signal	




Figure 3: BGSA143GL10 Switching Time Behavior

Low Resistance Antenna Tuning Switch



**RF Small Signal Characteristics** 

## 4 RF Small Signal Characteristics

#### Table 3: Parametric specifications

Parameter	Symbol		Values		Unit	STATE / Notes
		Min.	Тур.	Max.	_	
Frequency range	f	0.4		6.0	GHz	
RFx to RFc	R <sub>ON</sub>		1.15		Ω	
ON DC resistance						$T_A = -40 ^{\circ}\text{C} + 85 ^{\circ}\text{C},$
RFx to RFc	R <sub>OFF</sub>	-	200	-	kΩ	$Z_0 = 50 \Omega$
OFF DC resistance						
RFx to GND	R <sub>ON,Shunt</sub>		5.9		Ω	-
ON DC resistance						
RFx to GND	R <sub>OFF,Shunt</sub>	_	200	-	kΩ	-
OFF DC resistance						
RFx to RFc <sup>(1)</sup>	C <sub>OFF</sub>	-	140	-	fF	
OFF capacitance						

<sup>1)</sup>  $C_{OFF}$  represents the series capacitance RFx to GND. It is fitting to the Isolation Values for OPEN Shunts.

## Low Resistance Antenna Tuning Switch



#### **RF Small Signal Characteristics**

#### Table 4: RF electrical parameters

Parameter	Symbol		Values		Unit	STATE / Notes	
		Min.	Тур.	Max.			
Insertion Loss: RF1 to RFc, RF2	to RFc, RF3 t	o RFc or F	RF4 to RFc (	1,2,3,4)	<b>I</b>	1	
698 - 960 MHz			0.18	0.3	dB		
1710 - 1980 MHz			0.35	0.6	dB		
1981 - 2169 MHz			0.40	0.7	dB	$\int Z_0 = 50 \Omega$ at all RF-ports,	
2170 - 2690 MHz	– IL <sub>SP4T</sub>		0.50	0.9	dB	$T_A = -40 ^{\circ}\text{C} + 85 ^{\circ}\text{C}$	
3400 - 3800 MHz			0.95	1.4	dB		
5000 - 6000 MHz			2.05	3.2	dB		
Return Loss: RF1, RF2, RF3 or R	F4 <sup>(1,2,3,4)</sup>						
698 - 960 MHz		15	24		dB		
1710 - 1980 MHz		11	16		dB		
1981 - 2169 MHz	- RL <sub>SP4T</sub>	10	15		dB	$Z_0 = 50 \Omega$ at all RF-ports,	
2170 - 2690 MHz	NLSP47	9.6	13		dB	$T_A = -40 ^{\circ}\text{C} + 85 ^{\circ}\text{C}$	
3400 - 3800 MHz		7.1	10		dB		
5000 - 6000 MHz		5.0	7.3		dB		
Isolation: All RF OFF <sup>(1,2,3,4)</sup>							
698 - 960 MHz		32	38		dB		
1710 - 1980 MHz		22	27		dB		
1981 - 2169 MHz	- ISO <sub>OFF</sub>	21	26		dB	$Z_0 = 50 \Omega$ at all RF-ports,	
2170 - 2690 MHz	130 <sub>OFF</sub>	17	24		dB	$T_{A} = -40 ^{\circ}\text{C} + 85 ^{\circ}\text{C}$	
3400 - 3800 MHz		14	19		dB		
5000 - 6000 MHz		10	14		dB		

<sup>1)</sup> Valid for all RF power levels, no compression behavior

<sup>2)</sup> Network analyser input power:  $P_{IN} = -20 \, dBm$ <sup>3)</sup>On application board without any matching components

<sup>4)</sup>OFF port shunts switches closed

Low Resistance Antenna Tuning Switch



RF large signal parameter

## 5 RF large signal parameter

Parameter	Symbol		Values		Unit	Note / Test Condition	
		Min.	Тур.	Max.			
RF Operating Voltage	e V <sub>RF_opr</sub> 42 V		In Isolation mode, test condition schematic in Fig. 1 for H2/H3 <-42 dBm @50 Ω				
Harmonic Generation up to 12.7	5 GHz						
All RF Ports - Second Order Har- monics	P <sub>H2</sub>	-	-86	-	dBm	25 dBm, 50 Ω, $f_0$ = 698 MHz	
All RF Ports - Third Order Harmon- ics	P <sub>H3</sub>	-	-91	-	dBm	25 dBm, 50 Ω, $f_0$ = 698 MHz	
All RF Ports - Second Order Har- monics	P <sub>H2</sub>	-	-67	-	dBm	35 dBm, 50 Ω, $f_0$ = 824 MHz	
All RF Ports - Third Order Harmon- ics	P <sub>H3</sub>	-	-63	-	dBm	35 dBm, 50 Ω, $f_0$ = 824 MHz	
All RF Ports - Second Order Har- monics	P <sub>H2</sub>	-	-65	-	dBm	33 dBm, 50 Ω, $f_0$ = 1960 MHz	
All RF Ports - Third Order Harmon- ics	P <sub>H3</sub>	-	-66	-	dBm	33 dBm, 50 Ω, $f_0$ = 1960 MHz	
All RF Ports - Second Order Har- monics	P <sub>H2</sub>	-	-75	-	dBm	25 dBm, 50 Ω, $f_0$ = 2500 MHz	
All RF Ports - Third Order Harmon- ics	P <sub>H3</sub>	-	-85	-	dBm	25 dBm, 50 Ω, $f_0$ = 2500 MHz	
All RF Ports	P <sub>Hx</sub>	-80	-	-	dBm	25 dBm, 50 Ω	
Intermodulation Distortion IMD	2		1			,	
IIP2, low	IIP2, l	-	120	-	dBm		
IIP2, high	IIP2, h	-	130	-	dBm	IIP2 conditions Tab. 6	
Intermodulation Distortion IMD	3						
IIP3	IIP3	-	78	-	dBm	IIP3 conditions Tab. 7	

## Table 5: RF large signal specifications at $T_A$ = 25 °C



### RF large signal parameter

#### Table 6: IIP2 conditions table

Band	In-Band Frequency	Blocker Frequency 1	Blocker Power 1	Blocker Frequency 2	Blocker Power 2
	[MHz]	[MHz]	[dBm]	[MHz]	[dBm]
Band 1 Low	2140	1950	20	190	-15
Band 1 High	2140	1950	20	4090	-15
Band 5 Low	881.5	836.5	20	45	-15
Band 5 High	881.5	836.5	20	1718	-15

#### Table 7: IIP3 conditions table

Band	In-Band Frequency	Blocker Frequency 1	Blocker Power 1	Blocker Frequency 2	Blocker Power 2
	[MHz]	[MHz]	[dBm]	[MHz]	[dBm]
Band 1	2140	1950	20	1760	-15
Band 5	881.5	836.5	20	791.5	-15



Application Information

## 6 Logic Truth Table

State	Mode	CTL2	CTL1	CTL0
1	RF1 to RFc on <sup>1)</sup>	0	0	0
2	2 RF2 to RFc on <sup>1)</sup>		0	1
3	RF3 to RFc on <sup>1)</sup>	0	1	0
4	4 RF4 to RFc on <sup>1)</sup>		1	1
5 RFc isolated from all RFx		1	0	0
	all RFx ports shunt to GND			
6	RF1 to RFc on, RF4 to RFc on <sup>1)</sup>	1	0	1
7	RF2 to RFc on, RF3 to RFc on <sup>1)</sup>	1	1	0
8	all RFx to RFc on	1	1	1

Table 8: Modes of Operation

<sup>1)</sup> all other RFx ports Shunt to GND

## 7 Application Information

## **Pin Configuration and Function**

		RFC		
RF4	1	10	9	RF3
RF1	2		8	RF2
CTL2	3		7	GND
VDD	4	5	6	СТL0
		CTL1		

Figure 4: BGSA143GL10 Pin Configuration (top view)

#### Table 9: Pin definition and function


Pin No.	Name	Function					
1	RF4	RF4 Port					
2	RF1	RF1 Port					
3	CTL2	GPIO Control					
4	VDD	Power Supply					
5	CTL1	GPIO Control					
6	CTL0	GPIO Control					
7	GND	Ground					
8	RF2	RF2 Port					
9	RF3	RF3 Port					
10	RFC	Common RF Port					

## Low Resistance Antenna Tuning Switch



Package Information

## 8 Package Information



#### Figure 5: TSLP-10-2 Package Outline (top, side and bottom views)




Figure 6: Marking Specification (top view): Date code digits Y and W defined in Table 10/11

Package Information



Year	"Y"	Year	"Y"
2010	0	2020	0
2011	1	2021	1
2012	2	2022	2
2013	3	2023	3
2014	4	2024	4
2015	5	2025	5
2016	6	2026	6
2017	7	2027	7
2018	8	2028	8
2019	9	2029	9

#### Table 10: Year date code marking - digit "Y"

Week	"W"								
1	A	12	Ν	23	4	34	h	45	v
2	В	13	Р	24	5	35	j	46	x
3	С	14	Q	25	6	36	k	47	у
4	D	15	R	26	7	37	l	48	z
5	E	16	S	27	а	38	n	49	8
6	F	17	Т	28	b	39	р	50	9
7	G	18	U	29	с	40	q	51	2
8	н	19	V	30	d	41	r	52	3
9	J	20	W	31	e	42	S		
10	к	21	Y	32	f	43	t		
11	L	22	Z	33	g	44	u		



#### **Package Information**




Figure 7: Footprint Recommendation




Figure 8: TSLP-10-2 Carrier Tape



Revision History				
Page or Item Subjects (major changes since previous revision)				
Revision 2.2, 2025-04-22				
Revision 2.2	ion 2.2 Marking update			

#### Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2025-04-22 Published by Infineon Technologies AG 81726 Munich, Germany

© 2025 Infineon Technologies AG. All Rights Reserved.

Do you have a question about any aspect of this document? Email: erratum@infineon.com

#### IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie"). With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party. In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications. The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

#### WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.