

Single-chip Type with Built-in FET Switching Regulators

Flexible Step-down Switching Regulators with Built-in Power MOSFET

BD9876AEFJ

General Description

Features

Output 3.0A and below High Efficiency Rate Step-down Switching Re gulator Po wer MOSF ET Internal Type BD9876AEFJ mainl y used as second ary s ide Po wer supply, for example from fixed Power supply of 12V, 24V etc, Step-down Output of 1.2V/1.8V/3.3V/5V, etc, can be produced. T his IC h as e xternal C oil/Capacitor down-sizing throu gh 30 0kHz F requency operation, inside Nch-F ET SW for 45V " withstand-pressure" commutation and als o, hig h speed I oad respons e through Curr ent Mode Control is a s imple e xternal setting ph ase compensati on sy stem, through a wide range e xternal constant, a c ompact Po wer supply c an be produced easily.

Internal 200 mΩ Nch MOSFET

Oscillation Frequency 3 00kHz

Feedback Voltage 1.0V±1.0%

Internal Over Current Protect Circuit,

Low Input Error Prevention Circuit,

ON/OFF Control through EN Pin (Standby Current 0 A Typ.)

Internal Soft Start Function

Synchronizes to External Clock (200kHz~

Output Current 3A


Heat Protect Circuit

500kHz)

Key Specifications

Input Voltage	7V to 42V
■ Ref. Precision (Ta=25°C)	±1.0%
Max Output Current	3A (Max.)
Operating Temperature	-40°C to 105 °C
Max Junction Temperature	-55°C to 150 °C

Packages



HTSOP-J8

Applications

 For Household machines in general that have 12V/24V Lines, etc.




Figure 1. Typical Application Circuit

OStructure : Silicon Monolithic Integrated Circuit O This product is not designed for normal operation with in a radioactive.

Pin Configuration





Figure 2. Pin Configuration (TOP VIEW)

Pin Description

Pin No.	Pin Name	Description
1	Lx	Terminal for inductor
2	GND	Ground pin
3	VC	Error amplifier output
4	FB	Inverting node of the trans conductance error amplifier
5	SYNC	Input pin of an external signal for the device synchronized by external signal
6	EN	Stand-by ON/OFF pin
7	BST	Voltage Supply pin for High Side FET Driver
8	VCC	Voltage input pin
-	Thermal Pad	PAD for enhance the radiation of heat. Connect to GND absolutely.

Block Diagram



Description of Blocks

1. Refere nce

This Block generates Error Amp Standard Voltage. Standard Voltage is 1.0V.

2. REG

This is a Gate Drive Voltage Generator and 5V Low Saturation regulator for internal Circuit Power supply.

3. OSC

This is a precise wave Oscillation Circuit with Operation Frequency fixed to 300 kHz fixed (self-running mode). To implement the synchronization feature connect a square wave (Hi Level: higher than 2V Low Level: lower than 0.8V) to the SYNC pin. The synchronization frequency range is 200 kHz to 500 kHz. After connecting the rising edge of LX will be synchronized to the falling edge of SYNC pin signal after 3 count. At the synchronization remove the external clock, the device transitions self-running mode after 7 microseconds.

4. Sof t Start

A Circuit that does Soft Start to the Output Voltage of DC/DC Comparator, and prevents Rush Current during Start-up. Soft Start Time is set at IC internal, after 10ms from starting-up EN Pin, Standard Voltage comes to 1.0V, and Output Voltage becomes set Voltage.

5. ERROR AMP

This is an Error amplifier what detects Output Signal, and outputs PWM Control Signal. Internal Standard Voltage is set to 1.0V. Also, C and R are connected between the Output (VC) Pin GND of Error Amp as Phase compensation elements. (See P.11)

6. ICOMP

This is a Voltage-Pulse Width Converter that controls Output Voltage in response to Input Voltage. This compares the V oltage added to the interna I SLOPE waveform in response to the F ET WS Current with Error amplifier Output Voltage, controls the width of Output Pulse and outputs to Driver.

7. Nch FET SW

This is an internal commutation SW that converts Coil Current of DC/DC Comparator. It contains 45V" with stand pressure" $200m\Omega$ SW. Because the Current Rating of this FET is 3.5A included ripple current, please use at within 3.5A. The device has the circuit of over current protection for protecting the FET from over current. To detect OCP 2 times sequentially, the device will stop and after 13 msec restart.

8. UVLO

This is a Low Voltage Error Prevention Circuit. This prevents internal circuit error during increase of Power supply Voltage and during decline of Power supply Voltage. It monitors VCC Pin Voltage and internal REG Voltage, And when VCC Voltage becomes 6.4V and below, it turns OFF all Output FET and turns OFF DC/DC Comparator Output, and Soft Start Circuit resets. Now this Threshold has Hysteresis of 200mV.

9. T SD

This is a Heat Protect (Temperature Protect) Circuit.

When it det ects an ab normal temperatur e exc eeding Ma ximum Juncti on Temperature (T j=150 $^{\circ}$ C), it turns OFF all Output F ET, and tur ns OF F DC/DC Co mparator Outp ut. W hen T emperature fall s, it has/with H ysteresis and automatically returns.

1 0. EN

With the Voltage applied to EN Pin(6pin), IC ON/OFF can be controlled. When a Voltage of 2.0V or more is applied, it turns ON, at Open or 0V application, it turns OFF. About 550k Ω Pull-down Resistance is contained within the Pin.

Absolute Maximum Ratings

Item S	ymbol	Ratings	Unit
VCC-GND Supply Voltage	VCC	45	V
BST-GND Voltage	VBST	50	V
BST-Lx Voltage	⊿VBST	7	V
EN-GND Voltage	VEN	45	V
Lx-GND Voltage	VLX	45	V
FB-GND Voltage	VFB	7	V
VC-GND Voltage	VC	7	V
SYNC-GND Voltage	SYNC	7	V
High-side FET Drain Current	IDH	3.5	Α
Power Dissipation	Pd	3.76 ^(*1)	W
Operating Temperature	Topr	-40~+105	°C
Storage Temperature	Tstg	-55~+150	°C
Junction Temperature	Tjmax	+150	°C

(*1)During mounting of 70×70×1.6t mm 4layer board (Copper area: 70mm×70mm).Reduce by 30.08mW for every 1°C increase. (Above 25°C)

● Electrical Characteristics (Unless otherwise specified Ta=25°C, VCC=24V, Vo=5V,EN=3V)

Parameter S	ymbol	Limits			Unit C	on ditions	
	ymbol	Min. T yp.		Max.		Con altions	
[Circuit Current]					1	Ι	
Stand-by current of VCC	Ist	- 0		10	μA	VEN=0V	
Circuit current of VCC	lcc	- 1		2	mA	FB=1.2V	
【Under Voltage Lock Out (UVLO)】						1	
Detect Voltage	Vuv	6.1 6	.4 6	.7	V		
Hysteresis width	Vuvhy	- 200		300	mV		
[Oscillator]	II		I			I	
Oscillating frequency	fosc	270 300	330		kHz		
Max Duty Cycle	Dmax	85	91	97	%		
[Error Amp]			I				
FB threshold voltage	VFB	0.990	1.000	1.010	V		
Input bias current	IFB	-1.0	0	1.0	μΑ	VFB=0V	
Error amplifier DC gain	A _{VEA} 700)	7000	70000	V/V		
Trans Conductance	G _{EA} 110	220	440)	μA/V	IVC=±10µA, VC=1.5V	
Soft Start Time	Tsoft	7	10	13	ms		
[Current Sense Amp]	JJ.	I	I		ı	·	
VC to switch current transconductance	G _{CS} 5		10	20	A/V		
[Output]	I						
Lx NMOS ON resistance	RonH	- 200		340	mΩ		
Lx pre-charge NMOS ON resistance	RonL	- 10		17	Ω		

Over Current Detect Curren	t	Іоср	3.5	6	— A		
[CTL]							1
EN Din Control voltage	ON VENON		2	- VC0	2	V	
EN Pin Control voltage	OFF	VENOFF	-0.3	—	0.8	V	
EN Pin input current		REN	2.7	5.5	11	μA	VEN=3V
[SYNC]							
High VSYNC		ЭH	2.0	- 5.5		V	
SYNC Pin Control voltage	Low	VSYNCL	-0.3	_	0.8	V	
SYNC Pin input current		REN	6	12	24	μA	VSYNC=3V
SYNC falling edge to LX risin	g edge delay	tdelay	200	400	600	ns	

Not designed to withstand radiation.

●Operating Ratings(Ta=25°C)

Item S	vmbol		Ratings			
Item S ymbol		Min	Тур	Max	Unit	
Power Supply Voltage	VCC	7	—	42	V	
Output Voltage	VOUT	1.0 ^(*2)	—	VCC×0.7	V	

(*2)Restricted by minimum on pulse typ. 200ns

Detailed Description

♦Synchronizes to External Clock

The SYNC pin can be used to synchronize the regulator to an external system clock. To implement the synchronization feature connect a square wave to SYNC pin. The square wave amplitude must transition lower than 0.8V and higher than 2.0V on the SYNC pin and have an on time greater than 100ns and an off time greater than 100ns. The synchronization frequency range is 200 kHz to 500 k Hz. The rising edge of the LX will be synchronized to the falling edge of SYNC pin signal after SYNC input pul se 3 count. At the sy nchronization, the ext ernal clock is removed, the device transitions self-running mode after 7 microseconds.





Figure 4. Timing chart at Synchronization

♦ The case of not using the function of synchronization

Although the SYNC pin is pulled down by resistor in this device, if the function of the synchronization is not used, it is recommended to connect SYNC pin to ground.




♦SOFT START


The soft start time of BD9876AEFJ is determined by the DCDC operating frequency (self-run mode 300 kHz \Rightarrow 10ms). If synchronization is used at the time of EN=ON, The soft start time is restricted by SYNC pin input pulse frequency. SYNC pin input pulse frequency is fosc_ex kHz, the soft start time is expressed by below equation.

$$Tss = \frac{300}{fosc_ex} \times 10 \ [ms]$$

♦ OCP operation

The device has the circuit of over current protection for protecting the FET from over current. To detect OCP 2 times sequentially, the device will stop and after 13 msec restart.





♦ OCP operation at soft start

BD9876AEFJ have the function to change the OCP reference voltage according to slope for soft start to prevent IC from abnormal current at higher input voltage. This function restricts the OCP threshold a half of the specification value (typ.3A).







Figure 7. the relation SS node voltage and OCP reference voltage.


●Reference Data (Unless otherwise specified, Ta=25°C, VCC=24V, Vo=5V, EN=3V)










● Example of Reference Application Circuit (Input 24V, Output 5.0V)





Reference Application Data (Example of Reference Application Circuit)








Figure 24. Electric Power **Conversion Rate**

1 %20.00 1000 %3000

(1) 200m10 ((4) 1.0000

Figure 25. Frequency Response Characteristics (Io=0.5A)

Figure 26. Frequency Response Characteristics (Io=3.0A)




Figure 27. Load Response Characteristics (Io=0A→3.0A)





Figure 29. startup Waveform






Figure 28. Load Response Characteristics (lo=3.0A→0A)




Figure 30. Stop Waveform

●Example of Reference Application Circuit (Input 24V, Output 12V)




Figure 31. Reference Application Circuit

•Reference Application Data (Example of Reference Application Circuit)




Figure 32. Electric Power Conversion Rate




Figure 33. Frequency Response Characteristics (Io=0.5A)




Figure 34. Frequency Response Characteristics (Io=3.0A)

● Example of Reference Application Circuit (Input 24V, Output 3.3V)




Figure 35. Reference Application Circuit

●Reference Application Data (Example of Reference Application Circuit)




Figure 36. Electric Power Conversion Rate




Figure 37. Frequency Response Characteristics (Io=0.5A)





Figure 38. Frequency Response Characteristics (Io=3.0A)

•Example of Reference Application Circuit (Input 24V, Output -12V)



● Reference Application Data (Example of Reference Application Circuit)




Figure 41. Frequency Response Characteristics (Io=0.5A)

Figure 42. Frequency Response Characteristics (Io=3.0A) STOP

1

deg

SE[deg

Evaluation Board Pattern (Reference)

Layout is a critical portion of good power supply design. There are several signals paths that conduct fast changing currents or voltages that can interact with stray inductance or parasitic capacitance to generate noise or degrade the power supplies performance. To help eliminate these problems, the VCC pin should be bypassed to ground with a low ESR ceramic bypass capacitor with B dielectric. Care should be taken to minimize the loop area formed by the bypass capacitor connections, the VCC pin, and the anode of the catch diode. See Fig.28 for a PCB layout example. The GND pin should be tied directly to the thermal pad under the IC and the thermal pad.

The thermal pad should be connected to any internal PCB ground planes using multiple VIAs directly under the IC. The LX pin should be routed to the cathode of the catch diode and to the output inductor. Since the LX connection is the switching node, the catch dio de and o utput inductor should be I ocated close to the eLX pins, and the area of the PCB conductor minimized to prevent excessive capacitive coupling. For operation at full rated load, the top side ground area must provide adequate he at dissipating area. The additional external components can be placed a pproximately as shown. It may be possible to obtain acceptable performance with alternate PCB layouts, however this layout has been shown to produce good results and is meant as a guideline.




Figure 43. Evaluation Board Pattern




Figure 44. Reference Board Pattern

Power Dissipation

It is shown below reducing characteristics of power dissipation to mount 70mm×70mm×1.6mm^t PCB Junction temperature must be designed not to exceed 150°C.




Figure 45. Power Dissipation (70mm × 70mm × 1.6mm^t 1layer PCB)

Power Dissipation Estimate

The following formulas show how to estimate the device power dissipation under continuous mode operations. They should not be used if the device is working in the discontinuous conduction mode.

The device power dissipation includes:

1) Conduction loss : $Pcon = IOUT^2 \times RonH \times VOUT/VCC$ 2) Switching loss: $Psw = 1.25 \times 10^{-9} \times VCC^2 \times IOUT \times fsw$

3) Gate charge loss : Pgc = $22.8 \times 10^{-9} \times \text{fsw}$

4) Quiescent current loss : $Pq = 1.0 \times 10^{-3} \times VCC$

Where:

IOUT is the output current (A), RonH is the on-resistance of the high-side MOSFET (Ω), VOUT is the output voltage (V). VCC is the input voltage (V), fsw is the switching frequency (Hz).

Therefore

Power dissipation of IC is the sum of above dissipation.

Pd = Pcon + Psw + Pqc + Pq

For given Tj, Tj =Ta + θja × Pd

Pd is the total device power dissipation (W), Ta is the ambient temperature (°C)

Tj is the junction temperature (°C), θ is the thermal resistance of the package (°C)

Application Components Selection Method


(1) Inductor

BD9876AEFJ

Something of the shield Type that Fulfills the Current Rating (Current value Ipecac below), with low DCR (Direct Current Resistance element) is recommended.

Value of Inductor influences Inductor Ripple Current and becomes the cause of Output Ripple.

In the same way as the formula below, this Ripple Current can be made small for as big as the L value of Coil or as high as the Switching Frequency.






Figure 46. Inductor Current

(η: Efficiency, ∠IL: Output Ripple Current, f: Switching Frequency)

For design value of Inductor Ripple Current, please carry out design tentatively with about 20%~50% of Maximum Input Current.

When current that exceeds Coil rating flows to the coil, the Coil causes a Magnetic Saturation, and there are cases wherein a decline in efficiency, oscillation of output happens. Please have sufficient margin and select so that Peak Current does not exceed Rating Current of Coil.

(2) Output Capacitor

In order for Capacitor to be used in Output to reduce Output Ripple, Low Ceramic Capacitor of ESR is recommended. Also, for Capacitor Rating, on top of putting into consideration DC Bias Characteristics, please us e something whose Maximum Rating has sufficient margin with respect to the Output Voltage. Output Ripple Voltage is looked for using the following formula.

$$Vpp = \angle IL \times \frac{1}{2\pi \times f \times Co} + \angle IL \times R_{ESR} [V] \quad \cdots \quad (3)$$

Please design in a way that it is held within Capacity Ripple Voltage.

(3) Output Voltage Setting

ERROR AMP internal Standard Voltage is 1.0V. Output Voltage is determined as seen in (4) formula.




Figure 47. Voltage Return Resistance Setting Method

(4) Boot strap Capacitor

Please connect from 0.01µF (Laminate Ceramic Capacitor) between BST Pin and Lx Pins.

(5) Schottk y diode

Recommend selecting a diode which is satisfied with maximum input voltage of the application, and which is larger than maximum current rating. If Vf of Schottky diode is large, there is a possibility that Vf of internal parasitic diode and Vf of Schottky diode reverse and might cause IC error operation when increasing a difference in temperature with IC. Recommend using a diode with smaller Vf as possible, and location is recommended to be nearest to the pin. BD9876AEFJ use below diode is recommended.

品番 V	_{RM} [V] I	₀ [A] V	_F [V] I	_R [mA]
RB050L-40	40	3	0.55	1
RB055L-30	30	3	0.55	3

(6) About Adjustment of DC/DC Comparator Frequency Characteristics Role of Phase compensation element C1, C2, R3 (See P.7. Example of Reference Application Circuit)

Stability and Responsiveness of Loop are controlled through VC Pin which is the output of Error Amp. The combination of zero an d pole that det ermines Stability and Responsiveness is adjusted by the c ombination of resistor and capacitor that are connected in series to the VC Pin.

DC Gain of Voltage Return Loop can be calculated for using the following formula.

Adc = RI × Gcs ×
$$A_{EA} \times \frac{V_{FB}}{V_{OUI}}$$

Here, VFB is Feedback Voltage (1.0V).A_{EA} is Voltage Gain of Error amplifier (typ: 77dB), Gcs is the Trans-conductance of Current Detect (typ: 10A/V), and RI is the Output Load Resistance value.

There are 2 important poles in the Control Loop of this DC/DC. The first occurs with/ through the output resistance of Phase compensation Capacitor (C1) and Error amplifier. The other one occurs with/through the Output Capacitor and Load Resistor. These poles appear in the frequency written below.

$$fp1 = \frac{G_{EA}}{2\pi \times C1 \times A_{EA}}$$
$$fp2 = \frac{1}{2\pi \times COUT \times RI}$$

Here, G_{EA} is the trans-conductance of Error amplifier (typ: 220 μ A/V).

(

Here, in this Control Loop, one zero becomes important. With the zero which occurs because of Phase compensation Capacitor C1 and Phase compensation Resistor R3, the Frequency below appears.

$$fz1 = \frac{1}{2\pi \times C1 \times R3}$$

Also, if Output Cap acitor is b ig, and t hat ESR (RESR) is big, in this Co ntrol Loop, there are cases when it has a n important, separate zero (ESR zero).

This ESR zero occurs due to ESR of Output Capacitor and Capacitance, and exists in the Frequency below.

$$fz_{ESR} = \frac{1}{2\pi \times COUT \times RESR}$$
 ESR zero)

In this case, the 3 rd pole d etermined with the 2 rd Phase compensation Capacitor (C2) and Phase Correction Resistor (R3) is used in order to correct the ESR zero results in Loop Gain. This pole exists in the frequency shown below.

(Pole fp3 =
$$\frac{1}{2 \pi \times C2 \times R3}$$
 that corrects ESR zero)

The target of Phase compensation design is to create a communication function in order to acquire necessary band and Phase margin.

Cross-over Frequency (band) at which Loop gain of Return Loop becomes "0" is important. When Cross-over Frequency becomes low, Power supply Fluctuation Response, Load Response, etc worsens. On the other hand, when Cross-over Frequency is too high, instability of the Loop can occur. Tentatively, Cross-over Frequency is targeted to be made 1/20 or below of Switching Frequency. Selection method of Phase Compensation constant is shown below.

1. Phase Compensation Resistor (R3) is selected in order to set to the desired Cross-over Frequency. Calculation of RC is done using the formula below.

$$R3 = \frac{2 \pi \times \text{COUT} \times \text{fc}}{\text{GEA} \times \text{GCS}} \times \frac{\text{Vout}}{\text{VFB}}$$

Here, fc is the desired Cross-over Frequency. It is made about 1/20 and below of the Normal Switching Frequency (fs).

 Phase compensation Capacitor (C1) is selected in order to achieve the desired phase margin. In an app lication that has a representative Induct ance v alue (abo ut se veral μH ~20μH), b y matching zero of compensation to 1/4 and below of the Cross-over Frequency, sufficient Phase margin can be acquired. C1 can be calculated using the following formula.

$$C1 > \frac{4}{2\pi \times R3 \times fc}$$

RC is Phase compensation Resistor.

Examination whether the second Phase compensation Capacitor C2 is necessary or not is done.
If the ESR zero of Output Capacitor exists in a place that is smaller than half of the Switching Frequency, a second Phase compensation Capacitor is necessary. In other words, it is the case wherein the formula below happens.

$$\frac{1}{2\pi \times \text{COUT} \times \text{RESR}} < \frac{\text{fs}}{2}$$

In this case, add the second Phase compensation Capacitor C2, and match the frequency of the third pole to the Frequency fp3 of ESR zero.

C2 is looked for using the following formula.

$$C2 = \frac{COUT \times RESR}{R3}$$

www.rohm.com © 2013 ROHM Co., Ltd. All rights reserved. TSZ22111 • 15 • 001

●I/O Equivalent Schematic

Pin.	ent Schem Pin		Pin.	Pin.	
No	Pin. Name	Pin Equivalent Schematic	No	Name	Pin Equivalent Schematic
1 2 7 8	Lx GND BST VCC	BST VC Lx GND	5 SY	NC	SYNC GND
3 VC		VC VC GND	6 EN		
4 F	В				

Operational Notes

1. Reverse Connection of Power Supply

Connecting the power supply in reverse polarity can damage the IC. Take precautions against reverse polarity when connecting the power supply, such as m ounting an external diode between the power supply and the IC's power supply pins.

2. Power Supply Lines

Design the PCB layout pattern to provide low impedance supply lines. Separate the ground and supply lines of the digital and analog blocks to prevent noise in the ground and supply lines of the digital block from affecting the analog block. Furthermore, connect a cap acitor to ground at all p ower supply pins. Consider the effect of temperature and aging on the capacitance value when using electrolytic capacitors.

3. Ground Voltage

Ensure that no pins are at a voltage below that of the ground pin at any time, even during transient condition.

4. Ground Wiring Pattern

When using both small-signal and large-current ground traces, the two ground traces should be routed separately but connected to a single ground at the reference point of the app lication board to avoid fluctuations in the small-signal ground caused by large currents. Also ensure that the ground traces of external components do not cause variations on the ground voltage. The ground lines must be as short and thick as possible to reduce line impedance.

5. The rmal Consideration

Should by any chance the power dissipation rating be exceeded the rise in temp erature of the chip may result in deterioration of the properties of the chip. The absolute maximum rating of the Pd stated in this specification is when the IC is mounted on a 70mm x 70mm x 1.6mm glass epoxy board. In case of exceeding this absolute maximum rating, increase the board size and copper area to prevent exceeding the Pd rating.

6. Recommended Operating Conditions

These conditions represent a range within which the expected characteristics of the IC can be approximately obtained. The electrical characteristics are guaranteed under the conditions of each parameter.

7. Inrush Current

When power is first supplied to the IC, it is possi ble that the internal lo gic may be unstable and in rush current may flow instantaneously due to the internal powering sequence and delays, especially if the IC has more than one power supply. Therefore, give special consideration to power coupling capacitance, power wiring, width of ground wiring, and routing of connections.

8. Operation Under Strong Electromagnetic Field

Operating the IC in the presence of a strong electromagnetic field may cause the IC to malfunction.

9. T esting on Application Boards

When testing the IC on a n application board, connecting a capacitor directly to a low-impedance output pin m ay subject the IC to stress. Always discharge capacitors completely after each process or step. The IC's power supply should always be turned off completely before connecting or removing it from the test setup during the inspection process. To prevent damage from static discharge, ground the IC during assembly and use similar precautions during transport and storage.

10. Inter-pin Short and Mounting Errors

Ensure that the direction and position are correct when mounting the IC on the PCB. Incorrect mounting may result in damaging the IC. A void nearby pins being shorted to each other especially to ground, power supply and output pin. Inter-pin shorts could be due to many reasons such as metal particles, water droplets (in very humid environment) and unintentional solder bridge deposited in between pins during assembly to name a few.

11. Un used Input Pins


Input pins of an IC are often connected to the gate of a MOS transistor. The gate has extremely high impedance and extremely low capacitance. If left unconnected, the electric field from the outside can easily charge it. The small charge acquired in this way is e nough to prod uce a significant effect on the conducti on through the transist or and ca use unexpected operation of the IC. So unless o therwise specified, unused input pins should be connected to the power supply or ground line.

12. Regarding the Input Pin of the IC

This monolith ic IC cont ains P+ isolation and P substrate layers between adjacent elements in or der to keep them isolated. P-N j unctions are formed at the intersection of the P layers with the N layers of other elements, creating a parasitic diode or transistor. For example (refer to figure below):

When GND > Pin A and GND > Pin B, the P-N junction operates as a parasitic diode. When GND > Pin B, the P-N junction operates as a parasitic transistor.

Parasitic diodes inevitably occur in the structure of the IC. The operation of p arasitic diodes can result in m utual interference among circuits, operational faults, or physical damage. Therefore, conditions that cause these diodes to operate, such as applying a voltage lower than the GND voltage to an input pin (and thus to the P substrate) should be avoided.



13. Cer amic Capacitor

When using a ceramic c apacitor, determine the dielectric const ant c onsidering the change of capacitance with temperature and the decrease in nominal capacitance due to DC bias and others.

14. Area of Safe Operation (ASO)

Operate the IC such that the output voltage, output current, and power dissipation are all within the Area of Safe Operation (ASO).

15. Thermal Shutdown Circuit(TSD)

This IC has a built-in thermal shutdown circuit that prevents heat damage to the IC. Normal operation should always be within the IC's power dissipation rating. If ho wever the rating is e xceeded for a continu ed period, the junctio n temperature (Tj) will rise which will activate the TSD circuit that will turn OFF all output pins. When the Tj falls below the TSD threshold, the circuits are automatically restored to normal operation.

Note that the TSD circuit operates in a situation that exceeds the absolute maximum ratings and therefore, under no circumstances, should the TSD circuit be used in a set design or for any purpose other than protecting the IC from heat damage.


16. Over Current Protection Circuit (OCP)

This IC incorp orates a n integrated overcurrent protection circuit that is activated when the lo ad is shorted. This protection circuit is effective in preventing damage due to sudden and unexpected incidents. However, the IC should not be used in applications characterized by continuous operation or transitioning of the protection circuit.


Ordering part number



External information



HTSOP-J8



Notice

Precaution on using ROHM Products

1. Our Products are designed and manufactured for application in ordinary electronic equipments (such as AV equipment, OA equipment, telecommun ication e quipment, home el ectronic ap pliances, amusement equi pment, etc.). If y ou intend to use our Products in devices re quiring extremely high reliability (such as medic al equipment ^(Note 1), transport equipment, traffic equipment, aircraft/spacecraft, nuclear power controllers, fuel controllers, car equipment including car accessories, safet y d evices, etc.) and whose malfuncti on or failure ma y caus e loss of human I ife, bodil y i njury or serious damage to propert y ("Specific Ap plications"), please consult with the ROHM sal es representative in adv ance. Unless otherwise agreed in writing by ROHM in advance, ROHM shall not be in an y way responsible or liable for a ny damages, expenses or losses incurred by you or third parties arising from the use of any ROHM's Products for Specific Applications.

JAPAN USA	EU	CHINA
	CLASS II b	CLASSⅢ
	Ш	CLASSI

- 2. ROHM desig ns and man ufactures its Products subj ect to strict qualit y control s ystem. Ho wever, semicon ductor products can fail or malfunction at a certain rate. Please be sure to implement, at your own responsibilities, adequate safety measures including but not limited to fail-safe d esign against the physical injury, damage to any property, which a failure or malfunction of our Products may cause. The following are examples of safety measures:
 - [a] Installation of protection circuits or other protective devices to improve system safety
 - [b] Installation of redundant circuits to reduce the impact of single or multiple circuit failure
- 3. Our Products are des igned and ma nufactured for us e und er stand ard cond itions and not u nder an y special or extraordinary environments or cond itions, as e xemplified b elow. Ac cordingly, RO HM shal I not be in any way responsible or liab le for an y damages, expenses or losses arising from the use of an y ROHM's Products under an y special or e xtraordinary environments or conditions. If you intend to use our Pr oducts under any special or extraordinary environments or conditions (as exem plified below), your independent verification and confirmation of product performance, reliability, etc, prior to use, must be necessary:
 - [a] Use of our Products in any types of liquid, including water, oils, chemicals, and organic solvents
 - [b] Use of our Products outdoors or in places where the Products are exposed to direct sunlight or dust
 - [C] Use of our Products in pla ces where the Products are exposed to sea wind or corrosive gases, including Cl₂, H₂S, NH₃, SO₂, and NO₂
 - [d] Use of our Products in places where the Products are exposed to static electricity or electromagnetic waves
 - [e] Use of our Products in proximity to heat-producing components, plastic cords, or other flammable items
 - [f] Sealing or coating our Products with resin or other coating materials
 - [g] Use of our Products without cleaning residue of flux (even if you use no-clean type fluxes, cleaning residue of flux is recommended); or W ashing our Pr oducts by using water or water-soluble cleaning agents for cleaning residue after soldering
 - [h] Use of the Products in places subject to dew condensation
- 4. The Products are not subject to radiation-proof design.
- 5. Please verify and confirm characteristics of the final or mounted products in using the Products.
- 6. In particular, if a transient lo ad (a large a mount of loa d applied in a s hort period of time, such as pulse. is a pplied, confirmation of performance characteristics after on-board mounting is strongly recommended. Avoid applying power exceeding normal rated power; exceeding the power rating under steady-state loading condition may negatively affect product performance and reliability.
- 7. De-rate Power Dissipation (Pd) depending on Ambient temperature (Ta). When used in sealed area, confirm the actual ambient temperature.
- 8. Confirm that operation temperature is within the specified range described in the product specification.
- 9. ROHM shall not be in a ny way responsible or liable for failure induced under deviant condition from what is defined in this document.

Precaution for Mounting / Circuit board design

- 1. When a highly active halogenous (chlorine, bromine, etc.) flux is used, the residue of flux may negatively affect product performance and reliability.
- 2. In principle, the reflow soldering method must be used; if flow soldering method is preferred, please consult with the ROHM representative in advance.

For details, please refer to ROHM Mounting specification

Precautions Regarding Application Examples and External Circuits

- 1. If change is made to the constant of an external circuit, please allow a sufficient margin considering variations of the characteristics of the Prod ucts and external components, including transient characteristics, as well as static characteristics.
- 2. You agree that application notes, reference designs, and a ssociated data and information contained in this document are presented only as g uidance for Prod ucts use. Therefore, in case you use su ch information, you are solely responsible for it and you must exercise your own independent verification and judgment in the use of such information contained in this document. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of such information.

Precaution for Electrostatic

This Product is electrostatic sensitive pro duct, which may be damaged due to electrostatic discharg e. Please take pro per caution in your manufacturing process and storage so that voltage e xceeding the Pro ducts maximum rating will not be applied to Products. Please take special care under dry condition (e.g. Grounding of human body / equipment / solder iron, isolation from charged objects, setting of lonizer, friction prevention and temperature / humidity control).

Precaution for Storage / Transportation

- 1. Product performance and soldered connections may deteriorate if the Products are stored in the places where:
 - [a] the Products are exposed to sea winds or corrosive gases, including Cl2, H2S, NH3, SO2, and NO2
 - [b] the temperature or humidity exceeds those recommended by ROHM
 - [c] the Products are exposed to direct sunshine or condensation
 - [d] the Products are exposed to high Electrostatic
- 2. Even under ROHM recommended storage condition, solderability of products out of recommended storage time period may be degraded. It is stron gly recommended to c onfirm solderability before using Products of which storage time is exceeding the recommended storage time period.
- 3. Store / transport cartons in the correct direction, which is in dicated on a carton with a symbol. Otherwise bent leads may occur due to excessive stress applied when dropping of a carton.
- 4. Use Products within the specified time after opening a humidity barrier bag. Baking is required before using Products of which storage time is exceeding the recommended storage time period.

Precaution for Product Label

QR code printed on ROHM Products label is for ROHM's internal use only.

Precaution for Disposition

When disposing Products please dispose them properly using an authorized industry waste company.

Precaution for Foreign Exchange and Foreign Trade act

Since our Products might fall und er controlled goods prescribed by the applicable foreign exchange and foreign trade act, please consult with ROHM representative in case of export.

Precaution Regarding Intellectual Property Rights

- 1. All information and data including but not limited to application example contained in this document is for reference only. ROHM does not warrant that foregoing information or data will not infringe any intellectual property rights or any other rights of any third party regarding such information or data. ROHM shall not be in any way responsible or liable for infringement of any intellectual property rights or other damages arising from use of such information or data.:
- 2. No license, expressly or implied, is granted hereby under any intellectual property rights or other rights of ROHM or any third parties with respect to the information contained in this document.

Other Precaution

- 1. This document may not be reprinted or reproduced, in whole or in part, without prior written consent of ROHM.
- 2. The Products may not be dis assembled, converted, modified, reproduced or otherwise changed without prior written consent of ROHM.
- 3. In no event shall you use in any way whatsoever the Products and the r elated technical information contained in the Products or this document for any military purposes, including but not limited to, the development of mass-destruction weapons.
- 4. The proper names of companies or products described in this document are trademarks or registered t rademarks of ROHM, its affiliated companies or third parties.

General Precaution

- 1. Before you use our Products, you are requested to care fully read this document and fully understand its contents. ROHM shall not be in an y way responsible or liable for failure, malfunction or accident arising from the use of a ny ROHM's Products against warning, caution or note contained in this document.
- 2. All information contained in this docume nt is current as of the issuing date and subj ect to change without any prior notice. Before purchasing or using ROHM's Products, please confirm the latest information with a ROHM sale s representative.
- 3. The information contained in this document is provided on an "as is" basis and ROHM does not warrant that all information contained in this document is accurate an d/or error-free. ROHM shall not be in an y way responsible or liable for any damages, expenses or losses incurred by you or third parties resulting from inaccuracy or errors of or concerning such information.