



High-performance Regulator IC Series for PCs

# **Ultra Low Dropout** Linear Regulators(4A) for Desktop PC

## BD3522EFV, BD35221EFV, BD35222EFV

## Description

BD3522EFV / BD35221EFV / BD35222EFV ultra low-dropout linear chipset regulator operates from a very low input supply, and offers ideal performance in low input voltage to low output voltage applications. It incorporates a built-in N-MOSFET power transistor to minimize the input-to-output voltage differential to the ON resistance (Ron= $50m\Omega$ ) level. By lowering the dropout voltage in this way, the regulator realizes high current output (Iomax=4.0A) with reduced conversion loss, and thereby obviates the switching regulator and its power transistor, choke coil, and rectifier diode. Thus, BD3522EFV / BD35221EFV / BD35222EFV designed to enable significant package profile downsizing and cost reduction. In BD3522EFV, an external resistor allows the entire range of output voltage configurations between 0.65 and 2.7V, while the NRCS (soft start) function enables a controlled output voltage ramp-up, which can be programmed to whatever power supply sequence is required.

#### **Features**

- 1) Internal high-precision reference voltage circuit( $0.65V \pm 1\%$ )
- 2) Internal high-precision output voltage circuit <BD35221EFV/BD35222EFV>
- 3) Built-in VCC undervoltage lockout circuit (VCC=3.80V)
- 4) NRCS (soft start) function reduces the magnitude of in-rush current
- 5) Internal Nch MOSFET driver offers low ON resistance (28m Ω typ)
- 6) Built-in short circuit protection (SCP)
- 7) Built-in current limit circuit (4.0A min)
- 8) Built-in thermal shutdown (TSD) circuit
- 9) Variable output (0.65~2.7V) <BD3522EFV>
- 10) High-power package HTSSOP-B20: 6.5mm x 6.4mm x 1.0mm
- 11) Tracking function

#### **Applications**

Notebook computers, Desktop computers, LCD-TV, DVD, Digital appliances

#### Line-up

Maximum Output Voltage	Package	Product name
Adjustable (0.65~2.7V)		BD3522EFV
1.2V (fixed)	HTSSOP-B20	BD35221EFV
1.5V (fixed)		BD35222EFV

Absolute maximum ratings

Parameter	O. was be a l		Limit				
Parameter	Symbol	BD3522EFV	BD35221EFV	BD35222EFV	Unit		
Input Voltage 1	VCC		6.0 * <sup>1</sup>				
Input Voltage 2	VIN		6.0 * <sup>1</sup>		V		
Maximum Output Current	Ю		4* <sup>1</sup>		Α		
Enable Input Voltage	Ven		6.0				
Power Dissipation 1	Pd1		W				
Power Dissipation 2	Pd2		W				
Power Dissipation 3	Pd3		W				
Power Dissipation 4	Pd4	3.20 *5			W		
Operating Temperature Range	Topr	-10~+100			°C		
Storage Temperature Range	Tstg	-55~+125			°C		
Maximum Junction Temperature	Tjmax		°C				

<sup>\*1</sup> Should not exceed Pd.

## ●Operating Voltage(Ta=25°C)

Danamatan	0 1 1	BD3522EFV		BD35221EFV		BD35222EFV		1.114	
Parameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Unit	
Input Voltage 1	VCC	4.3	5.5	4.3	5.5	4.3	5.5	V	
Input Voltage 2	VIN	0.7	VCC-1 *6	1.25	VCC-1 *6	1.55	VCC-1 *6	V	
Output Voltage Setting Range	Vo	VFB	2.7	1.2 (	fixed)	1.5 (	fixed)	V	
Enable Input Voltage	Ven	-0.3	5.5	-0.3	5.5	-0.3	5.5	V	
NRCS Capacity	CNRCS	0.001	1	0.001	1	0.001	1	μF	

<sup>\*6</sup> VCC and VIN do not have to be implemented in the order listed.

<sup>\*2</sup> Reduced by 8mW/°C for each increase in Ta≥25°C (when mounted on a 70mm×70mm×1.6mm glass-epoxy board, no copper foil area)

<sup>\*3</sup> Reduced by 11.6mW/°C for each increase in Ta≧25°C (when mounted on a 70mm×70mm×1.6mm glass-epoxy board, 2-layer, copper foil area : 15mm×15mm)

<sup>\*4</sup> Reduced by 18.5mW/°C for each increase in Ta≥25°C (when mounted on a 70mm×70mm×1.6mm glass-epoxy board, 2-layer, copper foil area : 70mm×70mm)

<sup>\*5</sup> Reduced by 25.6mW/°C for each increase in Ta≧25°C (when mounted on a 70mm×70mm×1.6mm glass-epoxy board, 4-layer, copper foil area : 70mm×70mm)

 $<sup>\</sup>bigstar\mbox{This}$  product is not designed for use in radioactive environments.

## ullet Electrical Characteristics (Unless otherwise specified, Ta=25°C, VCC=5V, VEN=3V, VIN=1.7V, R1=3.9k $\Omega$ , R2=3.3k $\Omega$ ) BD3522EFV

	Ī.,	Limit				
Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition
Bias Current	I <sub>CC</sub>	-	1.4	2.2	mA	
VCC Shutdown Mode Current	I <sub>ST</sub>	-	0	10	μΑ	V <sub>EN</sub> =0V
Output Voltage	Ιο	4.0	-	-	Α	
Feedback Voltage 1	V <sub>FB</sub> 1	0.643	0.650	0.657	V	
Feedback Voltage 2	V <sub>FB</sub> 2	0.637	0.650	0.663	V	Tj=-10 to 100°C
Line Regulation 1	REG.I1	-	0.1	0.5	%/V	V <sub>CC</sub> =4.3V to 5.5V
Line Regulation 2	REG.I2	-	0.1	0.5	%/V	V <sub>IN</sub> =1.2V to 3.3V
Load Regulation	REG.L	-	0.5	10	mV	I <sub>O</sub> =0 to 4A
Output ON Resistance	Ron	-	28	50	mΩ	I <sub>O</sub> =4A,V <sub>IN</sub> =1.2V Tj=-10 to 100°C
Standby Discharge Current	I <sub>DEN</sub>	1	-	-	mA	V <sub>EN</sub> =0V, V <sub>O</sub> =1V
[ENABLE]						
Enable Pin Input Voltage High	EN <sub>HIGH</sub>	2	-	-	V	
Enable Pin Input Voltage Low	EN <sub>LOW</sub>	-0.2	-	0.8	V	
Enable Input Bias Current	I <sub>EN</sub>	-	6	10	μΑ	V <sub>EN</sub> =3V
[FEEDBACK]	•		•			•
Feedback Pin Bias Current	I <sub>FB</sub>	-100	0	100	nA	
[NRCS]	•		•			•
NRCS Charge Current	I <sub>NRCS</sub>	12	20	28	μΑ	
NRCS Standby Voltage	$V_{STB}$	-	0	50	mV	V <sub>EN</sub> =0V
[UVLO]	•					•
VCC Undervoltage Lockout Threshold Voltage	VccUVLO	3.5	3.8	4.1	V	V <sub>CC</sub> :Sweep-up
VCC Undervoltage Lockout Hysteresis Voltage	V <sub>CC</sub> HYS	100	160	220	mV	V <sub>CC</sub> :Sweep-down
VD Undervoltage Lockout Threshold Voltage	V <sub>D</sub> UVLO	V <sub>REF</sub> × 0.6	$V_{REF} \times 0.7$	V <sub>REF</sub> × 0.8	V	V <sub>D</sub> :Sweep-up
[SCP]						
SCP Start up Voltage	V <sub>OSCP</sub>	$V_0 \times 0.3$	$V_0 \times 0.4$	$V_0 \times 0.5$	V	V <sub>FB</sub> =0, V <sub>GATE</sub> =2.5V
SCP Threshold Voltage	V <sub>SCPTH</sub>	1.05	1.15	1.25	V	V <sub>FB</sub> =VCC, V <sub>GATE</sub> =2.5V
Charge Current	I <sub>SCP</sub>	2	4	6	μΑ	
Standby Voltage	V <sub>SCPSTBY</sub>	-	-	50	mV	


## ●Electrical Characteristics (Unless otherwise specified, Ta=25°C, V<sub>CC</sub>=5V, V<sub>EN</sub>=3V, V<sub>IN</sub>=1.7V) BD35221EFV

Devenuetes	Cy made al	Symbol Limit			Unit	Condition
Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition
Bias Current	Icc	-	1.4	2.2	mA	
VCC Shutdown Mode Current	I <sub>ST</sub>	-	0	10	μΑ	V <sub>EN</sub> =0V
Output Voltage	Io	4.0	-	-	Α	
Feedback Voltage 1	V <sub>os</sub> 1	1.188	1.200	1.212	V	
Feedback Voltage 2	V <sub>OS</sub> 2	1.176	1.200	1.224	V	Tj=-10 to 100°C
Line Regulation 1	REG.I1	-	0.1	0.5	%/V	V <sub>CC</sub> =4.3V to 5.5V
Line Regulation 2	REG.I2	-	0.1	0.5	%/V	V <sub>IN</sub> =1.25V to 3.3V
Load Regulation	REG.L	-	0.5	10	mV	I <sub>O</sub> =0 to 4A
Output ON Resistance	Ron	-	28	50	mΩ	I <sub>O</sub> =4A,V <sub>IN</sub> =1.2V Tj=-10 to 100°C
Standby Discharge Current	I <sub>DEN</sub>	1	-	-	mA	V <sub>EN</sub> =0V, V <sub>O</sub> =1V
[ENABLE]						
Enable Pin Input Voltage High	EN <sub>HIGH</sub>	2	-	-	V	
Enable Pin Input Voltage Low	EN <sub>LOW</sub>	-0.2	-	0.8	V	
Enable Input Bias Current	I <sub>EN</sub>	-	6	10	μΑ	V <sub>EN</sub> =3V
[NRCS]			I .			
NRCS Charge Current	I <sub>NRCS</sub>	12	20	28	μΑ	
NRCS Standby Voltage	$V_{STB}$	-	0	50	mV	V <sub>EN</sub> =0V
[UVLO]			l.			
VCC Undervoltage Lockout Threshold Voltage	VccUVLO	3.5	3.8	4.1	V	V <sub>CC</sub> :Sweep-up
VCC Undervoltage Lockout Hysteresis Voltage	V <sub>CC</sub> HYS	100	160	220	mV	V <sub>CC</sub> :Sweep-down
VD Undervoltage Lockout Threshold Voltage	V <sub>D</sub> UVLO	V <sub>O</sub> ×0.6	V <sub>O</sub> ×0.7	V <sub>O</sub> ×0.8	V	V <sub>D</sub> :Sweep-up
[SCP]						
SCP Start up Voltage	V <sub>OSCP</sub>	$V_0 \times 0.3$	$V_0 \times 0.4$	$V_0 \times 0.5$	V	V <sub>FB</sub> =0, V <sub>GATE</sub> =2.5V
SCP Threshold Voltage	V <sub>SCPTH</sub>	1.05	1.15	1.25	V	V <sub>FB</sub> =VCC, V <sub>GATE</sub> =2.5V
Charge Current	I <sub>SCP</sub>	2	4	6	μΑ	
Standby Voltage	V <sub>SCPSTBY</sub>	-	-	50	mV	


## ●Electrical Characteristics (Unless otherwise specified, Ta=25°C, V<sub>CC</sub>=5V, V<sub>EN</sub>=3V, V<sub>IN</sub>=1.7V) BD35222EFV

Donomotor	Currelle ed	Sumb at Limit		المنا ا	Condition	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition
Bias Current	Icc	-	1.4	2.2	mA	
VCC Shutdown Mode Current	I <sub>ST</sub>	-	0	10	μΑ	V <sub>EN</sub> =0V
Output Voltage	Io	4.0	-	-	Α	
Feedback Voltage 1	V <sub>os</sub> 1	1.485	1.500	1.515	V	
Feedback Voltage 2	V <sub>os</sub> 2	1.470	1.500	1.530	V	Tj=-10 to 100°C
Line Regulation 1	REG.I1	-	0.1	0.5	%/V	V <sub>CC</sub> =4.3V to 5.5V
Line Regulation 2	REG.I2	-	0.1	0.5	%/V	V <sub>IN</sub> =1.55V to 3.3V
Load Regulation	REG.L	-	0.5	10	mV	I <sub>O</sub> =0 to 4A
Output ON Resistance	Ron	-	28	50	mΩ	I <sub>O</sub> =4A,V <sub>IN</sub> =1.5V Tj=-10 to 100°C
Standby Discharge Current	I <sub>DEN</sub>	1	-	-	mA	V <sub>EN</sub> =0V, V <sub>O</sub> =1V
[ENABLE]						
Enable Pin Input Voltage High	EN <sub>HIGH</sub>	2	-	-	V	
Enable Pin Input Voltage Low	EN <sub>LOW</sub>	-0.2	-	0.8	V	
Enable Input Bias Current	I <sub>EN</sub>	-	6	10	μΑ	V <sub>EN</sub> =3V
[NRCS]			I .			
NRCS Charge Current	I <sub>NRCS</sub>	12	20	28	μΑ	
NRCS Standby Voltage	$V_{STB}$	-	0	50	mV	V <sub>EN</sub> =0V
[UVLO]			l .			
VCC Undervoltage Lockout Threshold Voltage	V <sub>CC</sub> UVLO	3.5	3.8	4.1	V	V <sub>CC</sub> :Sweep-up
VCC Undervoltage Lockout Hysteresis Voltage	V <sub>CC</sub> HYS	100	160	220	mV	V <sub>CC</sub> :Sweep-down
VD Undervoltage Lockout Threshold Voltage	V <sub>D</sub> UVLO	V <sub>O</sub> ×0.6	V <sub>O</sub> ×0.7	V <sub>O</sub> ×0.8	V	V <sub>D</sub> :Sweep-up
[SCP]						
SCP Start up Voltage	Vosce	$V_0 \times 0.3$	$V_0 \times 0.4$	$V_0 \times 0.5$	V	V <sub>FB</sub> =0, V <sub>GATE</sub> =2.5V
SCP Threshold Voltage	V <sub>SCPTH</sub>	1.05	1.15	1.25	V	V <sub>FB</sub> =VCC, V <sub>GATE</sub> =2.5V
Charge Current	I <sub>SCP</sub>	2	4	6	μΑ	
Standby Voltage	V <sub>SCPSTBY</sub>	-	-	50	mV	


## Reference DataBD3522EFV




## ●Reference Data BD3522EFV



## ●Block Diagram BD3522EFV




## BD35221EFV/BD35222EFV




## ●Pin Layout

## BD3522EFV

## BD35221EFV/BD35222EFV





## ●Pin Function Table

## BD3522EFV

PIN	PIN name	PIN Function
No.	1 IIV Hallie	1 IIV I diretion
1	Vo	Output Voltage Pin
2	Vo	Output Voltage Pin
3	Vo	Output Voltage Pin
4	Vo	Output Voltage Pin
5	Vo	Output Voltage Pin
6	Vo	Output Voltage Pin
7	FB	Reference Voltage Feedback Pin
0	NRCS	In-rush Current Protection (NRCS)
8	NRCS	Capacitor Connection Pin
9	GND	Ground Pin
10	GND	Ground Pin
11	$V_{CC}$	Power supply pin
12	EN	Enable input pin
13	SCP	SCP Delay Time Setting Capacitor
13	SCP	Connection Pin
14	VD	VIN Input Voltage Detect Pin
15	$V_{IN}$	Input Voltage Pin
16	$V_{IN}$	Input Voltage Pin
17	$V_{IN}$	Input Voltage Pin
18	$V_{IN}$	Input Voltage Pin
19	$V_{IN}$	Input Voltage Pin
20	$V_{IN}$	Input Voltage Pin
-	FIN	Connected to heatsink and GND

## BD35221EFV/BD35222EFV

PIN No.	PIN name	PIN Function
1	Vo	Output Voltage Pin
2	Vo	Output Voltage Pin
3	Vo	Output Voltage Pin
4	Vo	Output Voltage Pin
5	Vo	Output Voltage Pin
6	Vos	Output Voltage Control Pin
7	FB	Reference Voltage Feedback Pin
8	NRCS	In-rush Current Protection (NRCS)
0	INRUS	Capacitor Connection Pin
9	GND	Ground Pin
10	GND	Ground Pin
11	V <sub>CC</sub>	Power supply pin
12	EN	Enable input pin
13	SCP	SCP Delay Time Setting Capacitor
13	SCP	Connection Pin
14	VD	VIN Input Voltage Detect Pin
15	V <sub>IN</sub>	Input Voltage Pin
16	V <sub>IN</sub>	Input Voltage Pin
17	V <sub>IN</sub>	Input Voltage Pin
18	V <sub>IN</sub>	Input Voltage Pin
19	V <sub>IN</sub>	Input Voltage Pin
20	V <sub>IN</sub>	Input Voltage Pin
-	FIN	Connected to heatsink and GND

### Operation of Each Block

### AMP

This is an error amp compares the reference voltage (0.65V) with  $V_O$  to drive the output Nch FET (Ron=50m $\Omega$ ). Frequency optimization helps to realize rapid transient response, and to support the use of ceramic capacitors on the output. AMP input voltage ranges from GND to 2.7V, while the AMP output ranges from GND to VCC. When EN is OFF, or when UVLO is active, output goes LOW and the output of the NchFET switches OFF.

#### • EN

The EN block controls the regulator's ON/OFF state via the EN logic input pin. In the OFF position, circuit voltage is maintained at  $0\,\mu$  A, thus minimizing current consumption at standby. The FET is switched ON to enable discharge of the NRCS pin  $V_0$ , thereby draining the excess charge and preventing the IC on the load side from malfunctioning. Since no electrical connection is required (e.g. between the VCC pin and the ESD prevention diode), module operation is independent of the input sequence.

#### V<sub>CC</sub>UVLO

To prevent malfunctions that can occur during a momentary decrease in  $V_{CC}$ , the UVLO circuit switches the output OFF, and (like the EN block) discharges NRCS and  $V_{O}$ . Once the UVLO threshold voltage (TYP3.80V) is reached, the power-on reset is triggered and output continues.

#### V<sub>D</sub>UVLO

 $V_D$  pin is the  $V_{IN}$  voltage detect pin. When  $V_D$  voltage exceeds the threshold voltage,  $V_D$ UVLO becomes active. Once active, the status of output voltage remains ON even if  $V_D$  voltage drops. (When  $V_{IN}$  voltage drops, SCP engages and output switches OFF.) Unlike EN and  $V_{CC}$ , it is effective at output startup.  $V_D$ UVLO can be restored either by reconnecting the EN pin or  $V_{CC}$  pin.

### CURRENT LIMIT

When output is ON, the current limit function monitors the internal IC output current against the parameter value. When current exceeds this level, the current limit module lowers the output current to protect the load IC. When the overcurrent state is eliminated, output voltage is restored to the parameter value. However when output voltage falls to or below the SCP startup voltage, the SCP function becomes active and the output switches OFF.

## NRCS (Non Rush Current on Start-up)

The soft start function enabled by connecting an external capacitor between the NRCS pin and ground. Output ramp-up can be set for any period up to the time the NRCS pin reaches  $V_{FB}$  (0.65V). During startup, the NRCS pin serves as a 20  $\mu$  A (TYP) constant current source to charge the external capacitor. Output start time is calculated via the formula below.

TNRCS (typ.) = 
$$\frac{\text{CNRCS} \times \text{VFB}}{\text{INRCS}}$$

## TSD (Thermal Shut down)

The shutdown (TSD) circuit automatically is latched OFF when the chip temperature exceeds the threshold temperature after the programmed time period elapses, thus serving to protect the IC against "thermal runaway" and heat damage. Because the TSD circuit is intended to shut down the IC only in the presence of extreme heat, it is crucial that the Tj (max) parameter not be exceeded in the thermal design, in order to avoid potential problems with the TSD.

$$\mathsf{TTSD}\,(\mathsf{typ.}) = \frac{\mathsf{CSCP} \times \mathsf{VSCPTH}}{20\mathsf{uA}}$$

## V<sub>IN</sub>


The  $V_{IN}$  line acts as the major current supply line, and is connected to the output NchFET drain. Since no electrical connection (such as between the  $V_{CC}$  pin and the ESD protection diode) is necessary,  $V_{IN}$  operates independent of the input sequence. However, since an output NchFET body diode exists between  $V_{IN}$  and  $V_{O}$ , a  $V_{IN}$ - $V_{O}$  electric (diode) connection is present. Note, therefore, that when output is switched ON or OFF, reverse current may flow to  $V_{IN}$  from  $V_{O}$ .

## · SCP


When output voltage (Vo) drops, the IC assumes that  $V_0$  pin is shorted to GND and switched the output voltage OFF. After the GND short has been detected and the programmed delay time has elapsed, output is latched OFF. It is also effective during output startup. SCP can be cleared either by reconnecting the EN pin or  $V_{CC}$  pin. Delay time is calculated via the formula below.

$$TSCP (typ.) = \frac{CSCP \times VSCPTH}{ISCP}$$

## ●Timing Chart EN ON/OFF




## VCC ON/OFF




## ●Timing Chart


VD ON



## SCP OFF



## Evaluation Board




## ■ BD3522EFV Evaluation Board List

Component	Rating	Manufacturer	Product Name
U1	-	ROHM	BD3522EFV
C6	22uF	KYOCERA	CM316B226M06A
C8	0.01uF	MURATA	GRM188B11H103KD
C11	1uF	MURATA	GRM188B11A105KD
C13	330pF	MURATA	GRM188B11H331KD
C15	10uF	KYOCERA	CM21B106M06A
C18(*1)	150uF	SANYO	6TPB150M


Component	Rating	Manufacturer	Product Name
CFB	1000pF	MURATA	GRM188B11H102KD
R6 (@Vout=1.2V)	$3.3k\Omega$	ROHM	MCR03EZPF3301
R7	3.9Ω	ROHM	MCR03EZPF3901
R121	0kΩ	-	jumper
R14	3.9kΩ	ROHM	MCR03EZPF3901
R15(@Vout=1.2V)	$3.3k\Omega$	ROHM	MCR03EZPF3301

<sup>\*1</sup> provision for supply impedance of instruments


## ■ BD3522EFV Evaluation Board Layout




Silk Screen (Bottom)




**TOP Layer** 




Middle Layer\_1





Middle Layer\_2




**Bottom Layer** 







Component	Recommended Value	Programming Notes and Precautions
R6/R7	3.3k /3.9k	IC output voltage can be set with a configuration formula $V_{FB} \times (R6+R7)/R7$ using the values for the internal reference output voltage ( $V_{FB}$ ) and the output voltage resistors (R6, R7). Select resistance values that will avoid the impact of the FB bias current ( $\pm 100$ nA). The recommended total resistance value is $10$ K $\Omega$ .
C1	22 μ F	To assure output voltage stability, please be certain the output capacitors are connected between Vo pin and GND. Output capacitors play a role in loop gain phase compensation and in mitigating output fluctuation during rapid changes in load level. Insufficient capacitance may cause oscillation, while high equivalent series reisistance (ESR) will exacerbate output voltage fluctuation under rapid load change conditions. While a $22\mu$ F ceramic capacitor is recomended, actual stability is highly dependent on temperature and load conditions. Also, note that connecting different types of capacitors in series may result in insufficient total phase compensation, thus causing oscillation. In light of this information, please confirm operation across a variety of temperature and load conditions.
C11/C20	1 μ F/10 μ F	Input capacitors reduce the output impedance of the voltage supply source connected to the ( $V_{CC}$ , $V_{IN}$ ) input pins. If the impedance of this power supply were to increase, input voltage ( $V_{CC}$ , $V_{IN}$ ) could become unstable, leading to oscillation or lowered ripple rejection function. While a low-ESR 1 $\mu$ F/10 $\mu$ F capacitor with minimal susceptibility to temperature is recommended, stability is highly dependent on the input power supply characteristics and the substrate wiring pattern. In light of this information, please confirm operation across a variety of temperature and load conditions.
C8	0.01 μ F	The Non Rush Current on Startup (NRCS) function is built into the IC to prevent rush current from going through the load (VIN to VO) and impacting output capacitors at power supply start-up. Constant current comes from the NRCS pin when EN is HIGH or the UVLO function is deactivated. The temporary reference voltage is proportionate to time, due to the current charge of the NRCS pin capacitor, and output voltage start-up is proportionate to this reference voltage. Capacitors with low susceptibility to temperature are recommended, in order to assure a stable soft-start time.
C6	1000pF	This component is employed when the C16 capacitor causes, or may cause, oscillation. It provides more precise internal phase correction.
C13	330pF	The Short Circuit Protection (SCP) function and the Thermal Shut Down (TSD) function are built into the IC. Constant current comes from the SCP pin when SCP function or TSD function is operated. (SCP:4 $\mu$ A, TSD:20 $\mu$ A TYP.) The voltage occurred in SCP pin by this current overstep the threshold voltage, the status of voltage becomes OFF. Capacitors with low susceptibility to temperature (330pF or more) are recommended, in order to assure a stable TSD delay setting time. In light of this information, please confirm the capacitor value to prevent startup defective.



	Recommended	
Component	Value	Programming Notes and Precautions
C1	22 μ F	To assure output voltage stability, please be certain the output capacitors are connected between Vo pin and GND. Output capacitors play a role in loop gain phase compensation and in mitigating output fluctuation during rapid changes in load level. Insufficient capacitance may cause oscillation, while high equivalent series reisistance (ESR) will exacerbate output voltage fluctuation under rapid load change conditions. While a $22\mu$ F ceramic capacitor is recomended, actual stability is highly dependent on temperature and load conditions. Also, note that connecting different types of capacitors in series may result in insufficient total phase compensation, thus causing oscillation. In light of this information, please confirm operation across a variety of temperature and load conditions.
C11/C20	1 μ F/10 μ F	Input capacitors reduce the output impedance of the voltage supply source connected to the ( $V_{CC}$ , $V_{IN}$ ) input pins. If the impedance of this power supply were to increase, input voltage ( $V_{CC}$ , $V_{IN}$ ) could become unstable, leading to oscillation or lowered ripple rejection function. While a low-ESR 1 $\mu$ F/10 $\mu$ F capacitor with minimal susceptibility to temperature is recommended, stability is highly dependent on the input power supply characteristics and the substrate wiring pattern. In light of this information, please confirm operation across a variety of temperature and load conditions.
C8	0.01 μ F	The Non Rush Current on Startup (NRCS) function is built into the IC to prevent rush current from going through the load ( $V_{IN}$ to $V_O$ ) and impacting output capacitors at power supply start-up. Constant current comes from the NRCS pin when EN is HIGH or the UVLO function is deactivated. The temporary reference voltage is proportionate to time, due to the current charge of the NRCS pin capacitor, and output voltage start-up is proportionate to this reference voltage. Capacitors with low susceptibility to temperature are recommended, in order to assure a stable soft-start time.
C6	1000pF	This component is employed when the C16 capacitor causes, or may cause, oscillation. It provides more precise internal phase correction.
C13	330pF	The Short Circuit Protection (SCP) function and the Thermal Shut Down (TSD) function are built into the IC. Constant current comes from the SCP pin when SCP function or TSD function is operated. (SCP:4 $\mu$ A, TSD:20 $\mu$ A TYP.) The voltage occurred in SCP pin by this current overstep the threshold voltage, the status of voltage becomes OFF. Capacitors with low susceptibility to temperature (330pF or more) are recommended, in order to assure a stable TSD delay setting time. In light of this information, please confirm the capacitor value to prevent startup defective.

#### Heat Loss

Thermal design should allow operation within the following conditions. Note that the temperatures listed are the allowed temperature limits, and thermal design should allow sufficient margin from the limits.

- 1. Ambient temperature Ta can be no higher than 100°C.
- 2. Chip junction temperature (Tj) can be no higher than 150°C.


Chip junction temperature can be determined as follows:

Calculation based on ambient temperature (Ta)
 Tj=Ta+ θ j-a×W

<Reference values>

 $\theta$  j-a: HTSSOP-B20 125°C/W 1-layer substrate (no copper foil area) 86.2°C/W 1-layer substrate (copper foil area : 15mm×15mm) 54.1°C/W 2-layer substrate (copper foil area : 70mm×70mm) 39.1°C/W 2-layer substrate (copper foil area : 70mm×70mm) Substrate size:  $70 \times 70 \times 1.6$ mm³ (substrate with thermal via)


It is recommended to layout the VIA for heat radiation in the GND pattern of reverse (of IC) when there is the GND pattern in the inner layer (in using multiplayer substrate). This package is so small (size:  $6.5 \text{mm} \times 6.4 \text{mm}$ ) that it is not available to layout the VIA in the bottom of IC. Spreading the pattern and being increased the number of VIA like the figure below enable to get the superior heat radiation characteristic. (This figure is the image. It is recommended that the VIA size and the number is designed suitable for the actual situation.).



Most of the heat loss that occurs in the BD3522EFV is generated from the output Nch FET. Power loss is determined by the total VIN-Vo voltage and output current. Be sure to confirm the system input and output voltage and the output current conditions in relation to the heat dissipation characteristics of the VIN and Vo in the design. Bearing in mind that heat dissipation may vary substantially depending on the substrate employed (due to the power package incorporated in the BD3522EFV) make certain to factor conditions such as substrate size into the thermal design.

Power consumption (W) = 
$$\left\{ \text{Input voltage (VIN)- Output voltage (Vo)} \right\} \times \text{Io(Ave)}$$
  
Example) Where VIN=1.7V, VO=1.2V, Io(Ave) = 4A,  
Power consumption (W) =  $\left\{ 1.7(\text{V})-1.2(\text{V}) \right\} \times 4.0(\text{A})$   
= 2.0(W)

## ●Input-Output Equivalent Circuit Diagram (BD3522EFV)



#### Operation Notes

#### 1. Absolute maximum ratings

An excess in the absolute maximum ratings, such as supply voltage, temperature range of operating conditions, etc., can break down the devices, thus making impossible to identify breaking mode, such as a short circuit or an open circuit. If any over rated values will expect to exceed the absolute maximum ratings, consider adding circuit protection devices, such as fuses.

#### 2. Connecting the power supply connector backward

Connecting of the power supply in reverse polarity can damage IC. Take precautions when connecting the power supply lines. An external direction diode can be added.

#### 3. Power supply lines

Design PCB layout pattern to provide low impedance GND and supply lines. To obtain a low noise ground and supply line, separate the ground section and supply lines of the digital and analog blocks. Furthermore, for all power supply terminals to ICs, connect a capacitor between the power supply and the GND terminal. When applying electrolytic capacitors in the circuit, not that capacitance characteristic values are reduced at low temperatures.

## 4. GND voltage

The potential of GND pin must be minimum potential in all operating conditions.

## 5. Thermal design

Use a thermal design that allows for a sufficient margin in light of the power dissipation (Pd) in actual operating conditions.

#### 6. Inter-pin shorts and mounting errors

Use caution when positioning the IC for mounting on printed circuit boards. The IC may be damaged if there is any connection error or if pins are shorted together.

## 7. Actions in strong electromagnetic field

Use caution when using the IC in the presence of a strong electromagnetic field as doing so may cause the IC to malfunction.

## 8. ASO

When using the IC, set the output transistor so that it does not exceed absolute maximum ratings or ASO.

## 9. Thermal shutdown circuit

The IC incorporates a built-in thermal shutdown circuit (TSD circuit). The thermal shutdown circuit (TSD circuit) is designed only to shut the IC off to prevent thermal runaway. It is not designed to protect the IC or guarantee its operation. Do not continue to use the IC after operating this circuit or use the IC in an environment where the operation of this circuit is assumed.

	TSD on temperature [°C] (typ.)
BD3522EFV/BD35221EFV/BD35222EFV	175

### 10. Testing on application boards

When testing the IC on an application board, connecting a capacitor to a pin with low impedance subjects the IC to stress. Always discharge capacitors after each process or step. Always turn the IC's power supply off before connecting it to or removing it from a jig or fixture during the inspection process. Ground the IC during assembly steps as an antistatic measure. Use similar precaution when transporting or storing the IC.


## 11. Regarding input pin of the IC

This monolithic IC contains P+ isolation and P substrate layers between adjacent elements in order to keep them isolated. P-N junctions are formed at the intersection of these P layers with the N layers of other elements, creating a parasitic diode or transistor. For example, the relation between each potential is as follows:

When GND > Pin A and GND > Pin B, the P-N junction operates as a parasitic diode.

When GND > Pin B, the P-N junction operates as a parasitic transistor.

Parasitic diodes can occur inevitable in the structure of the IC. The operation of parasitic diodes can result in mutual interference among circuits, operational faults, or physical damage. Accordingly, methods by which parasitic diodes operate, such as applying a voltage that is lower than the GND (P substrate) voltage to an input pin, should not be used.




Example of IC structure


## 12. Ground Wiring Pattern.

When using both small signal and large current GND patterns, it is recommended to isolate the two ground patterns, placing a single ground point at the ground potential of application so that the pattern wiring resistance and voltage variations caused by large currents do not cause variations in the small signal ground voltage. Be careful not to change the GND wiring pattern of any external components, either.

## Heat Dissipation Characteristics

## **©HTSSOP-B20**







- BD35221

· BD35222

## HTSSOP-B20





- The contents described herein are subject to change without notice. For updates of the latest information, please contact and confirm with ROHM CO.,LTD.
- Any part of this application note must not be duplicated or copied without our permission.
   Application circuit diagrams and circuit constants contained herein are shown as examples of standard use and operation. Please pay careful attention to the peripheral conditions when designing circuits and deciding
- Any data, including, but not limited to application circuit diagrams and information, described herein, are intended only as illustrations of such devices and not as the specifications for such devices, BOHM, CO., LTD, disclaims any warranty that any use of such devices shall be free from infringement of any third party's intellectual property rights or other proprietary rights, and further, assumes no liability of whatsoever nature in the event of any such infringement, or arising from or connected with or related to the use of such devices.
- Upon the sale of any such devices, other than for buyer's right to use such devices itself, resell or otherwise dispose of the same, implied right or license to practice or commercially exploit any intellectual property rights or other proprietary rights owned or controlled by ROHM CO., LTD, is granted to any such buyer.
- The products described herein utilize silicon as the main material.
   The products described herein are not designed to be X ray proof.

The products listed in this catalog are designed to be used with ordinary electronic equipment or devices (such as audio visual equipment, office-automation equipment, communications devices, electrical appliances and electronic toys).

Should you intend to use these products with equipment or devices which require an extremely high level of reliability and the malfunction of which would directly endanger human life (such as medical instruments, transportation equipment, aerospace machinery, nuclear-reactor controllers, fuel controllers and other safety devices), please be sure to consult with our sales representative in advance.

Excellence in Electronics



## ROHM CO., LTD.

21 Saiin Mizosaki-cho, Ukyo-ku, Kyoto 615-8585, Japan TFL:+81-75-311-2121 FAX:+81-75-315-0172

URL http://www.rohm.com Published by KTC LSI Development Headquarters LSI Business Pomotion Group

Atlanta Boston Chicago Denver Detroit Nashville Düsseldorf Stuttgart France United Kinadon Oulu Barcelona Hungary Poland Russia Seoul Masan Beijing

San Diego

Contact us for further information about the products. TEL: +1-858-625-3630 FAX: +1-858-625-3670 FAX: +1-858-625-3670 FAX: +1-770-754-0691 FAX: +1-928-438-7164 FAX: +1-847-368-1008 FAX: +1-469-362-7973 FAX: +1-303-708-0858 TEL: +1-770-754-5972 TEL: +1-978-371-0382 TEL: +1-978-371-0382 TEL: +1-847-368-1006 TEL: +1-469-287-5366 TEL: +1-303-708-0908 TEL: +1-248-348-9920 FAX: +1-248-348-9942 FAX: +1-615-620-6702 TEL: +1-615-620-6700 TEL: +1-013-020-0700 TEL: +52-33-3123-2001 TEL: +49-2154-9210 TEL: +49-8999-216168 TEL: +49-711-7272-370 FAX: +15-13-320-07-02 FAX: +52-33-3123-2002 FAX: +49-2154-921400 FAX: +49-8999-216176 FAX: +49-711-7272-3720 TEL: +33-1-5697-3060 FAX: +33-1-5697-3080 TEL: +44-1-908-306700 FAX: +44-1-908-235788 TEL: +44-1-908-30700 TEL: +45-3694-4739 TEL: +358-9725-54491 TEL: +358-2-7332234 TEL: +358-8-5372930 FAX: +45-3694-4789 FAX: +45-3694-4769 FAX: +358-9-7255-4499 FAX: +358-2-7332237 FAX: +358-8-5372931 FAX: +34-9375-24410 TEL: +34-9375-24320 TEL: +36-1-4719338 FAX: +36-1-4719339 TEL: +48-22-5757213 FAX: +48-22-5757001 TEL: +7-495-739-41-74 FAX: +7-495-739-41-74 TEL: +82-5-24882-700
TEL: +82-55-240-6234
TEL: +86-411-8230-8549
TEL: +86-411-8230-8549
TEL: +86-10-8525-2483
TAX: +86-10-8525-2483

Shanghai Hangzhou Nanjing Ningbo Qingdao Suzhou Wuxi Shenzhen Dongguan Guangzhou Huizhou Zhuha Hong Kong Taipei Kaohsiung Singapore Philippines Thailand Kuala Lumpur

Tianjin

TEL: +86-22-23029181 FAX: +86-22-23029183 FAX: +86-22-23029183 FAX: +86-21-6247-2066 FAX: +86-571-87658071 FAX: +86-25-8689-0393 FAX: +86-574-87654208 FAX:+86-532-5779-653 TEL: +86-21-6279-2727 TEL: +86-21-6279-2727 TEL: +86-571-87658072 TEL: +86-25-8689-0015 TEL: +86-574-87654201 TEL: +86-532-5779-312 TEL: +86-512-6807-1300 FAX: +86-512-6807-2300 TEL: +86-510-82702693 FAX: +86-510-82702992 TEL: +86-510-92702693 FAX: +86-510-92702992 FEL: +86-75-8307-3003 TEL: +86-769-8393-3320 FAX: +86-769-8398-4140 TEL: +86-591-8801-8698 FAX: +86-753-825-5965 TEL: +86-752-205-1054 FAX: +86-752-205-1059 TEL: +86-752-205-1054
TEL: +86-756-3232-480
TEL: +86-756-3232-480
TEL: +886-2-2500-6956
TEL: +886-7-237-0881
TEL: +65-6332-2322 FAX: +86-592-239-8380 FAX: +86-592-239-8380 FAX: +86-756-3232-460 FAX: +852-2-375-8971 FAX: +886-2-2503-2869 FAX: +886-7-238-7332 FAX: +65-6332-5662 TEL: +63-2-807-6872 FAX: +63-2-809-1422 FAX: +66-2-256-6334 TEL: +66-2-254-4890 TEL: +60-2-234-4690 TEL: +60-3-7958-8355 TEL: +60-4-2286453 TEL: +81-75-365-1218 TEL: +81-45-476-2290 FAX: +60-2-2-36-6334 FAX: +60-3-7958-8377 FAX: +60-4-2286452 FAX: +81-75-365-1228 FAX: +81-45-476-2295

### Notes

No copying or reproduction of this document, in part or in whole, is permitted without the consent of ROHM CO..LTD.

The content specified herein is subject to change for improvement without notice.

The content specified herein is for the purpose of introducing ROHM's products (hereinafter "Products"). If you wish to use any such Product, please be sure to refer to the specifications, which can be obtained from ROHM upon request.

Examples of application circuits, circuit constants and any other information contained herein illustrate the standard usage and operations of the Products. The peripheral conditions must be taken into account when designing circuits for mass production.

Great care was taken in ensuring the accuracy of the information specified in this document. However, should you incur any damage arising from any inaccuracy or misprint of such information, ROHM shall bear no responsibility for such damage.

The technical information specified herein is intended only to show the typical functions of and examples of application circuits for the Products. ROHM does not grant you, explicitly or implicitly, any license to use or exercise intellectual property or other rights held by ROHM and other parties. ROHM shall bear no responsibility whatsoever for any dispute arising from the use of such technical information.

The Products specified in this document are intended to be used with general-use electronic equipment or devices (such as audio visual equipment, office-automation equipment, communication devices, electronic appliances and amusement devices).

The Products are not designed to be radiation tolerant.

While ROHM always makes efforts to enhance the quality and reliability of its Products, a Product may fail or malfunction for a variety of reasons.

Please be sure to implement in your equipment using the Products safety measures to guard against the possibility of physical injury, fire or any other damage caused in the event of the failure of any Product, such as derating, redundancy, fire control and fail-safe designs. ROHM shall bear no responsibility whatsoever for your use of any Product outside of the prescribed scope or not in accordance with the instruction manual.

The Products are not designed or manufactured to be used with any equipment, device or system which requires an extremely high level of reliability the failure or malfunction of which may result in a direct threat to human life or create a risk of human injury (such as a medical instrument, transportation equipment, aerospace machinery, nuclear-reactor controller, fuel-controller or other safety device). ROHM shall bear no responsibility in any way for use of any of the Products for the above special purposes. If a Product is intended to be used for any such special purpose, please contact a ROHM sales representative before purchasing.

If you intend to export or ship overseas any Product or technology specified herein that may be controlled under the Foreign Exchange and the Foreign Trade Law, you will be required to obtain a license or permit under the Law.

Thank you for your accessing to ROHM product informations.

More detail product informations and catalogs are available, please contact your nearest sales office.

**ROHM** Customer Support System

THE AMERICAS / EUROPE / ASIA / JAPAN

www.rohm.com

Contact us : webmaster@rohm.co.jp

Copyright © 2008 ROHM CO.,LTD.

ROHM CO., LTD. 21 Saiin Mizosaki-cho, Ukyo-ku, Kyoto 615-8585, Japan

an TEL:+81-75-311-2121 FAX:+81-75-315-0172

