

### **BCT4481**

### USB Type-C Analog Audio Switch with Protection Function

### GENERAL DESCRIPTION

BCT4481 is a high performance USB Type-C port multimedia switch which supports analog audio headsets. BCT4481 allows the sharing of a common USB Type-C port to pass USB2.0 signal, analog audio, sideband use wires and analog microphone signal. BCT4481 also supports high voltage on SBU port and USB port on USB Type-C receptacle side.

The BCT4481 is available in Green 25-Ball FO-25L Package packages. It operates over an ambient temperature range of -40°C to +85°C.

### **FEATURES**

- Power Supply: 2.7 V to 5.5 V
- USB High Speed Switch:
   Differential -3dB bandwidth: 950 MHz
   3 Ω RON Typical
- Audio Switch

Negative Rail Capability: -3 V to +3 V THD+N = -110 dB; 1 VRMS, f = 20 Hz  $\sim$  20 kHz, 32  $\Omega$  Load 1 $\Omega$  RON Typical

- High Voltage Protection
   20 V DC Tolerance on Connector Side Pins
- OMTP and CTIA Pinout Support
- 25-Ball FO-25L Package

### **APPLICATIONS**

- Mobile Phone,
- Tablet.
- Notebook PC,
- Media Player


### ORDERING INFORMATION

Order Number	Package Type	Temperature Range	Marking	QTY/Reel
DCT4404EEA TD	FO-25L	-40°C to +85°C	KKXQ	3000
BCT4481EFA-TR	FU-25L	-40 C to +65 C	XXXXX	3000

Note: "XXXXX" in Marking will be appeared as the batch code.



### PIN CONFIGURATION(Top View)




### **PIN DESCRIPTION**

Pin	Name	Description
A2	SBU2	Sideband use wire 2
A3	SBU1	Sideband use wire 1
A4	ENN	Chip Enable, active low, internal pull–down by 470 kΩ
A5	VCC	Power Supply (2.7 to 5.5 V)
B2, B3	AGND	Audio signal ground
B4	ADDR	I <sup>2</sup> C slave address pin
B5	GND	Chip ground
C1	MIC	Microphone signal
C4	L	Audio – Left Channel
C5	R	Audio – Right Channel
D3	SCL	I <sup>2</sup> C clock
D4	DN_L	USB/Audio Common Connector
D5	DP_R	USB/Audio Common Connector
E3	SDA	I <sup>2</sup> C data
E4	DN	USB Data (Differential –)
E5	DP	USB Data (Differential +)
A1, B1, C2, C3, D1, D2, E1, E2	NC	Not connected



### TYPICAL APPLICATION CIRCUIT





### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parar	neter	Min.	Max.	Unit
Vcc	Supply Voltage from VCC		-0.5	6.5	٧
Vsw_c	VDP_R to GND, VDN_L to GND		-3.5	20	<b>V</b>
Vsw_usb	VDP to GND, VDN to GND		-0.5	6.5	V
VSW_Audio	VL to GND, VR to GND		-3.6	6.5	٧
V_SBU	VSBU1 to GND, VSBU2 to GND		-0.5	20	٧
VI/O	MIC to GND	MIC to GND		6.5	V
VCNTRL	Control Input Voltage	SDA, SCL, ENN, ADDR	-0.5	6.5	٧
ISW_Audio	Switch I/O Current, Audio Path		-250	250	mA
ISW_USB	Switch I/O Current, USB Path		-	100	mA
ISW_MIC	Switch I/O Current, MIC to SBU1 or SBU2		-	50	mA
ISW_AGND	Switch I/O Current, AGND to SBU1 or SBU2		-	500	mA
ΙΙΚ	DC Input Diode Current		-50	-	mA
ESD	Human Body Model, ANSI/ESDA/JEDEC JS-001-2012	Connector side and power pins: VCC, SBU1, SBU2, DP_R, DN_L	4	-	kV
ESD	Human Body Model, ANSI/ESDA/JEDEC JS-001-2012	Host side pins: the rest pins	2	-	kV
ESD	Charged Device Model, JEDEC: JESD22-C101		1		kV
TA	Absolute Maximum Operating Temperature		-40	85	С
TSTG	Storage Temperature		-65	150	С

### **CAUTION**

This integrated circuit can be damaged by ESD if you don't pay attention to ESD protection. Broadchip recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

Broadchip reserves the right to make any change in circuit design, specification or other related things if necessary without notice at any time. Please contact Broadchip sales office to get the latest datasheet.



### RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit					
POWER										
Vcc	Supply Voltage	2.7	-	5.5	V					
USB SWITCH	USB SWITCH									
VSW_USB	$V_{DP}$ to GND, $V_{DN}$ to GND, $V_{DP}_R$ to GND, $V_{DN}_L$ to GND	0	-	3.6	٧					
AUDIO SWITCH	AUDIO SWITCH									
VSW_Audio	$VDP_R$ to GND, $VDN_L$ to GND, $VL$ to GND, $VR$ to GND	-3.6	-	3.6	V					
MIC SWITCH										
VVSBU_MIC	VSBU1 to GND, VSBU2 to GND, VMIC to GND	0	_	3.6	V					
CONTROL VOL	TAGE (ENN/SDA/SCL)									
VIH	Input Voltage High	1.3	_	VCC	V					
VIL	Input Voltage Low	_	_	0.5	٧					
OPERATING TE	EMPERATURE									
TA	Ambient Operating Temperature	-40	25	+85	С					

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.



### **ELECTRICAL CHARACTERISTICS**

 $(V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}, V_{CC} \text{ (Typ.)} = 3.3 \text{ V}, T_A = -40 \text{ C to } 85 \text{ C, and } T_A \text{ (Typ.)} = 25 \text{ C, unless otherwise specified.})$ 

Symbol	Parameter	Condition	Power	Min.	Тур.	Max.	Unit				
	O	USB switches on, SBUx switches off		1	ı	65	μΑ				
Icc	Supply Current	Audio switches on, MIC switch on and Audio GND switch on	V <sub>CC</sub> : 2.7 V to 5.5 V	ı	ı	60	μΑ				
I <sub>CCZ</sub>	Quiescent Current	ENN = L, 04H'b7 = 0		•	1	5	μΑ				
USB/AUDIO COMMON PINS: DP/R, DN_L											
I <sub>OZ</sub>	Off Leakage Current of DP_R and DN_L	DN_L, DP_R = -3 V to 3.6 V	V <sub>CC</sub> : 2.7 V to 5.5 V	-3.0	1	3.0	μA				
I <sub>OFF</sub>	Power-Off Leakage Current of DP_R and DN_L	DN_L, DP_R = 0 V to 3.6 V	Power off	-3.0	ı	3.0	μA				
V <sub>OV_TRIP</sub>	Input OVP Lockout	Rising edge		4.5	5	5.3	٧				
V <sub>OV_HYS</sub>	Input OVP Hysteresis		V <sub>CC</sub> : 2.7 V to 5.5 V	١	0.3	-	٧				
AUDIO SWIT	сн										
I <sub>ON</sub>	On Leakage Current of Audio Switch	DN_L, DP_R = $-3$ V to 3.0 V, DP, DN, R, L = Float	V <sub>CC</sub> : 2.7 V to 5.5 V	-2.5	-	2.5	μΑ				
I <sub>OFF</sub>	Power-Off Leakage Current of L	L, R = 0 V to 3 V; DP_R, DN_L = Float	Power off	-1.0	-	1.0	μA				
R <sub>ON_AUDIO</sub>	Audio Switch On Resistance	I <sub>SW</sub> = 100 mA, V <sub>SW</sub> = -3 V to 3 V		-	1.0	2.1	Ω				
R <sub>SHUNT</sub>	Pull Down Resistor on R/L Pin when Audio Switch is Off	L=R=3 V	V <sub>CC</sub> : 2.7 V to 5.5 V	6	10	14	kΩ				
USB SWITCI	Н										
I <sub>ON</sub>	On Leakage Current of USB Switch	DN_L, DP_R = 0 V to 3.6 V, DP, DN, R, L = Float		-3.0	-	3.0	μА				
I <sub>OZ</sub>	Off Leakage Current of DP and DN	DN, DP = 0 V to 3.6 V	V <sub>CC</sub> : 2.7 V to 5.5 V	-3.0	ı	3.0	μA				
I <sub>OFF</sub>	Power-Off Leakage Current of DP and DN	DN, DP = 0 V to 3.6 V	Power off	-3.0	-	3.0	μА				
R <sub>ON_USB</sub>	USB Switch On Resistance	I <sub>SW</sub> = 8 mA, V <sub>SW</sub> = 0.4 V	V <sub>CC</sub> : 2.7 V to 5.5 V	1	3.0	5.2	Ω				

### **SBUX PINS**

I <sub>OZ</sub>	Off Leakage Current of SBUx	SBUx = 0 V to 3.6 V	V <sub>CC</sub> : 2.7 V to 5.5 V	-3.0	1	3.0	μΑ
I <sub>OFF</sub>	Power-Off Leakage Current Port SBUx	SBUx = 0 V to 3.6 V	Power off	-3.0	1	3.0	μA
V <sub>OV_TRIP</sub>	Input OVP Lockout	Rising edge		4.5	5	5.3	V
V <sub>OV_HYS</sub>	Input OVP Hysteresis		V <sub>CC</sub> : 2.7 V to 5.5 V	ı	0.3	-	٧

### **MIC SWITCH**

I <sub>ON</sub>	On Leakage Current of MIC Switch	SBUx = 0 V to 3.6 V, MIC is floating	V <sub>CC</sub> : 2.7 V to 5.5 V	-3.0	-	3.0	μA
l <sub>OZ</sub>	Off Leakage Current of MIC	MIC = 0 V to 3.6 V		-1.0	ı	1.0	μΑ
I <sub>OFF</sub>	Power Off Leakage Current of MIC	MIC = 0 V to 3.6 V	Power off	-1.0	ı	1.0	μΑ
R <sub>ON_MIC</sub>	MIC Switch On Resistance	Isw = 30 mA, Vsw = 3.6 V	V <sub>CC</sub> : 2.7 V to 5.5 V	1.7	3.0	3.9	Ω

### AUDIO GROUND SWITCH: PIN: AGND TO SBUX

R <sub>ON_AGND</sub>	AGND Switch On Resistance	I <sub>SOURCE</sub> = 100 mA on SBUx	V <sub>CC</sub> : 2.7 V to 5.5 V	100	150	200	mΩ	
----------------------	---------------------------	--------------------------------------	----------------------------------	-----	-----	-----	----	--

### **ADDR PIN**

$V_{IH}$	Input voltage High			1.3	ı	ı	V
$V_{IL}$	Input voltage Low		V <sub>CC</sub> : 2.7 V to 5.5 V	1	1	0.45	٧
I <sub>IN</sub>	Control Input Leakage	ADDR = 0 V to V <sub>CC</sub>		-1	1	1	μΑ

### **ENN PIN**

V <sub>IH</sub>	Input Voltage High		V <sub>CC</sub> : 2.7 V to 5.5 V	1.3	ı	ı	V
V <sub>IL</sub>	Input Voltage Low			1	1	0.45	V
R <sub>PD</sub>	Internal Pull Down Resistor			-	470	-	kΩ



### **SDA, SCL PINS**

V <sub>ILI2C</sub>	Low-Level Input Voltage		V <sub>CC</sub> : 2.7 V to 5.5 V	-	_	0.4	V
V <sub>IHI2C</sub>	High-Level Input Voltage			1.2	-	-	V
I <sub>I2C</sub>	Input Current of SDA and SCL Pins	SCL/SDA = 0 V to 3.6 V		-2	ı	2	μА
V <sub>OLSDA</sub>	Low-Level Output Voltage	I <sub>OL</sub> =2 mA		İ	1	0.3	V
I <sub>OLSDA</sub>	Low-Level Output Current	V <sub>OLSDA</sub> = 0.2 V		10	-	_	mA

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted.

Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.



### AC ELECTRICAL CHARACTERISTICS

 $(V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}, V_{CC} \text{ (Typ.)} = 3.3 \text{ V}, T_{A} = -40 \text{ C to } 85 \text{ C, and } T_{A} \text{ (Typ.)} = 25 \text{ C, unless otherwise specified.})$ 

Symbol	Parameter	Condition	Power	Min.	Тур.	Max.	Unit
AUDIO SWITCI	Н						
t <sub>delay</sub>	Audio Switch Turn On Delay Time	DP_R = DN_L = 1 V, $R_L = 32 \Omega$	V <sub>CC</sub> = 3.3 V	ı	65	ı	μs
t <sub>rise</sub>	Audio Switch Turn On Rising Time (Note 1)	DP_R = DN_L = 1 V, $R_L = 32 \Omega$		-	240	-	μs
t <sub>OFF</sub>	Audio Switch Turn Off Time	DP_R = DN_L = 1 V, R <sub>L</sub> = 32 $\Omega$		-	15	ı	μs
X <sub>TALK</sub>	Cross Talk (Adjacent)	$f = 1 \text{ kHz}, R_L = 50 \Omega,$ $V_{SW} = 1 V_{RMS}$		ı	-100	ı	dB
BW	−3 dB Bandwidth	R <sub>L</sub> = 50 Ω		_	600	-	MHz
O <sub>IRR</sub>	Off Isolation	$F = 1 \text{ kHz}, RL = 50 \Omega,$ CL = 0  pF, Vsw = 1  Vrms		_	-100	ı	dB
		$R_L = 600 \Omega$ , $f = 20 \text{ Hz} \sim 20 \text{ kHz}$ , $V_{SW} = 2 V_{RMS}$		-	-110	1	dB
THD+N	Total Harmonic Distortion + Noise Performance with A-weighting Filter	$R_L = 32 \Omega$ , $f = 20 Hz \sim 20 kHz$ , $V_{SW} = 1 V_{RMS}$		_	-110	-	dB
		$R_L = 16 \Omega$ , $f = 20 Hz~20 kHz$ , $V_{SW} = 0.5 V_{RMS}$		-	-108	-	dB

### **USB SWITCH**

t <sub>ON</sub>	USB Switch Turn-on Time	DP_R = DN_L = 1.5 V, R <sub>L</sub> = 50 Ω	V <sub>CC</sub> = 3.3 V	-	60	-	μs
t <sub>OFF</sub>	USB Switch Turn -off Time	DP_R = DN_L = 1.5 V, R <sub>L</sub> = 50 Ω		-	15	-	μs
-3 dB Bandwidth		R <sub>I</sub> = 50 Ω		ı	850	-	MHz
BW	Differential −3 dB Bandwidth	NL - 30 12		1	950	ı	
O <sub>IRR</sub>	Off Isolation between DP, DN and Common Node Pins	$f = 1 \text{ kHz}, \text{ RL} = 50 \Omega, \text{ CL} = 0 \text{ pF},$ Vsw = 1 Vrms		ı	-100	ı	dB



### **MIC/AUDIO GROUND SWITCH**

t <sub>delay_MIC</sub>	MIC Switch Turn On Delay Time		V <sub>CC</sub> = 3.3 V	ı	100	ı	μs
t <sub>rise_MIC</sub>	MIC Switch Turn On Rising Time	SBUx = 1 V, $R_L = 50 \Omega$		ı	250	-	
	(Note 1)						
t <sub>delay_</sub> AGND	AGND Switch Turn On Time	CDI by multand you to 0.5 V have	V <sub>CC</sub> = 3.3 V	1	100	ı	μs
t <sub>rise_</sub> AGND	AGND Switch Turn On Rising Time (Note 1)	SBUx pulled up to 0.5 V by 16 Ω, AGND connect to GND		ı	1500	ı	
t <sub>OFF_MIC</sub>	MIC Switch Turn Off Time	SBUx = 2.5 V, $R_L$ = 50 $\Omega$		1	15	ı	
t <sub>OFF_Audio</sub> GND	AGND Switch Turn Off Time	SBUx: Isource = 10 mA, clamp to 2.5 V		ı	15	ı	
BW	MIC Switch Bandwidth	R <sub>L</sub> = 50 Ω		1	50	-	MHz

### I<sup>2</sup>C SPECIFICATION

 $(V_{CC} = 2.7 \text{ V to } 5.5, V_{CC} \text{ (Typ.)} = 3.3 \text{ V}, T_A = -40 \text{ C to } 85 \text{ C. } T_A \text{ (Typ.)} = 25 \text{ C, unless otherwise specified)}$ 

		Fast Mode				
Symbol	Parameter	Min.	Max.	Unit		
f <sub>SCL</sub>	I <sup>2</sup> C_SCL Clock Frequency		400	kHz		
t <sub>HD; STA</sub>	Hold Time (Repeated) START Condition	0.6		μs		
t <sub>LOW</sub>	Low Period of I <sup>2</sup> C_SCL Clock	1.3		μs		
t <sub>HIGH</sub>	High Period of I <sup>2</sup> C_SCL Clock	0.6		μs		
t <sub>SU; STA</sub>	Set-up Time for Repeated START Condition	0.6		μs		
t <sub>HD; DAT</sub>	Data Hold Time (Note 2)	0	0.9	μs		
t <sub>SU; DAT</sub>	Data Set-up Time (Note 3)	100		ns		
t <sub>r</sub>	Rise Time of I <sup>2</sup> C_SDA and I <sup>2</sup> C_SCL Signals (Note 3)	20 + 0.1C <sub>b</sub>	300	ns		
t <sub>f</sub>	Fall Time of I <sup>2</sup> C_SDA and I <sup>2</sup> C_SCL Signals (Note 3)	20 + 0.1C <sub>b</sub>	300	ns		
t <sub>su; sто</sub>	Set-up Time for STOP Condition			μs		
t <sub>BUF</sub>	Bus-Free Time between STOP and START Conditions	1.3		μs		
t <sub>SP</sub>	Pulse Width of Spikes that Must Be Suppressed by the Input Filter	0	50	ns		

- 1. Guaranteed by design, not production tested.
- 2. A fast-mode I<sup>2</sup>C-bus device can be used in a standard-mode I<sup>2</sup>C-bus system, but the requirement t<sub>SU;DAT</sub> 250 ns must be met. This is automatically the case if the device does not stretch the LOW period of the I<sup>2</sup>C\_SCL signal. If such a device does stretch the LOW period of the I<sup>2</sup>C\_SCL signal, it must output the next data bit to the I<sup>2</sup>C\_SDA line t<sub>r\_max</sub> + t<sub>SU;DAT</sub> = 1000 + 250 = 1250 ns (according to the standard-mode I<sup>2</sup>C bus specification) before the I<sup>2</sup>C\_SCL line is released.




Figure 3. Definition of Timing for Full-Speed Mode Devices on the I<sup>2</sup>C Bus



### **CAPACITANCE**

 $(V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}, V_{CC} \text{ (Typ.)} = 3.3 \text{ V}, T_A = -40 \text{ C to } 85 \text{ C, and } T_A \text{ (Typ.)} = 25 \text{ C)}$ 

Symbol	Parameter	Conditi	Power	Min.	Тур.	Max.	Unit	
CON_USB/Audio	On Capacitance (Common Port)	f = 1 MHz, 100 mV <sub>PK</sub> . bias	f = 1 MHz, 100 mV <sub>PK-PK</sub> , 100 mV DC bias			9		pF
COFF_USB/Audio	Off Capacitance (Common Port)	f = 1 MHz, 100 mV <sub>PK</sub>			7.5		pF	
C <sub>OFF_USB</sub>	Off Capacitance (Non-Common Ports)	f = 1 MHz, 100 mV <sub>PK</sub>			3		pF	
Con_mic_sw	On Capacitance – (Common Ports)	f = 1 MHz, 100 mV <sub>PK</sub> . DC bias	VCC = 3.3 V		170		pF	
Coff_MIC_SW	Off Capacitance – (Common Ports)	f = 1 MHz, 100 mV <sub>PK</sub> . DC bias	-рк, 100 mV			10		pF
Con_agnd_sw	On Capacitance (Common Port)	f = 1 MHz, 100 mV <sub>PK-PK</sub> , 100 mV DC bias				125		pF
C <sub>CNTRL</sub>	Control Input Pin Capacitance	f = 1 MHz, 100 mV <sub>PP</sub> , 100 mV DC bias	f = 1 MHz, 100 mV <sub>PP</sub> , 100 mV ENN			3		pF



### **REGISTER MAPS**

ADDR	Register Name	Туре	Reset Value	BIT7	ВІТ6	BIT5	BIT4	ВІТ3	BIT2	BIT1	ВІТ0
00H	Device ID	R	0x09	0	0	0	0	1	0	0	1
01H		R/W	0x00				Rese	erved			
02H	OVP interrupt flag	R/C	0x00	Rese	rved	DP_R	DN_L	SBU1	SBU2	Rese	erved
03H	OVP status	R	0x00	Rese	rved	OVP/ DP_R	OVP/ DN_L	OVP/SB U1	OVP/SB U2	Rese	rved
04H	Switch settings Enable	R/W	0x98	Device control	0	0	DN_L to DN or L	DP_R to DP or R	0	MIC to SBUx	Audio Ground to SBUx
05H	Switch select	R/W	0x18	Reserved	0	0	DN_L to DN or L	DP_R to DP or R	0	MIC to SBUx	Audio Ground to SBUx
06H	Switch Status0	R	0x05		Re	served		DP_R S	witch Status	DN_L S	witch Status
07H	Switch Status1	R	0x00	Rese	rved		SBU2 Swite	ch Status		SBU1 Swite	ch Status
08H	Audio Switch Left Channel turn on Control	R/W	0x01	Audio switch left channel slow control [7:0]							
09H	Audio Switch Right Channel turn on Control	R/W	0x01	Audio switch right channel slow control [7:0]							
0AH	MIC switch turn on control	R/W	0x01	MIC switch	right channel	slow control [	7:0]				
0BH		R/W	0x01	Reserved							
0CH	Audio Ground Switch turn on Control	R/W	0x01	Audio grour	nd switch righ	t channel slow	v control [7:0]				
0DH	Timing Delay between R switch enable and L switch enable	R/W	0x00	Timing Dela	ay between R	switch enable	e and L switch	enable contro	ol [7:0]		
0EH	Timing Delay between MIC switch enable and L switch enable	R/W	0x00	Timing Delay between MIC switch enable and L switch enable control [7:0]							
0FH		R/W	0x00	Reserved							



### **REGISTER MAPS**

ADDR	Register Name	Туре	Reset Value	ВІТ7	ВІТ6	BIT5	BIT4	ВІТ3	BIT2	BIT1	BIT0
10H	Timing Delay between Audio ground switch enable and L switch enable	R/W	0x00	Timing Delay between Audio ground switch enable and L switch enable control [7:0]							
11H		R	0x02				Rese	erved			
12H	Function enable	R/W	0x08	Reserved	Reserved	RES detection range setting	Reserved	SLOW TURN-ON CONTROL	Reserved	RES detection : auto clear	Audio jack detection : auto clear
13H	RES detection pin setting	R/W	0x00		Reserved Detection pin select						ect [2:0]
14H	RES detection value	R	0xFF	R detection	R detection value [7:0]						
15H	RES detection interrupt threshold	R/W	0x16	R detection Interrupt resistance threshold [7:0]							
16H	RES detection interval	R/W	0X00		Reserved Detection					interval [1:0]	
17H	Audio jack Status	RO	0x01		Rese	rved		4pole, SBU2 MIC	4pole, SBU1 MIC	3pole	No audio
18H	Detection interrupt	R/C	0x00			Reserved			Audio detectio n done	RES detection occurred	RES detection done
19H		R/W	0x00				Rese	erved			
1AH	Audio detection RGE1	RO	0xFF	audio detec	ction value R	EG1 [7:0]					
1BH	Audio detection RGE2	RO	0xFF	audio detec	ction value R	EG2 [7:0]					
1CH	MIC Threshold DATA0	R/W	0x20	MIC Thresh	nold value D	ATA0 [7:0]					
1DH	MIC Threshold DATA1	R/W	0xFF	MIC Threshold value DATA1 [7:0]							
1EH	I2C Reset	W/C	0x00				Reserved				I2C reset
1FH	Current Source Setting	R/W	0x07		Rese	rved			Current Sour	ce setting [3:0	0]

### I<sup>2</sup>C SLAVE ADDRESS

ADDR	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
ADDR = L	1	0	0	0	0	1	0	R/W
ADDR = H	1	0	0	0	0	1	1	R/W



### **DEVICE ID**

Address: 00h

Reset Value: 8'b 0000\_1001

Type: Read

Bits	Name	Size	Description
7:6	Vendor ID	2	Vendor ID
5:3	Version ID	3	Device Version ID
2:0	Revision ID	3	Revision History ID



### **OVP INTERRUPT FLAG**

Address: 02h

Reset Value: 8'b 0000\_0000

Type: Read Clear

Bits	Name	Size	Description
[7:6]	Reserved	2	Do Not Use
5	DP_R OVP	1	0: OVP event has not occurred
			1: OVP event has occurred
4	DN_L OVP	1	0: OVP event has not occurred
			1: OVP event has occurred
3	SBU1 OVP	1	0: OVP event has not occurred
			1: OVP event has occurred
2	SBU2 OVP	1	0: OVP event has not occurred
			1: OVP event has occurred
1	Reserved	1	Do Not Use
0	Reserved	1	Do Not Use

### **OVP STATUS**

Address: 03h

Reset Value: 8'b 0000\_0000

Type: Read

Bits	Name	Size	Description
[7:6]	Reserved	2	Do Not Use
5	OVP on DP_R PIN	1	0: OVP event has not occurred
			1: OVP event has occurred
4	OVP on DN_L PIN	1	0: OVP event has not occurred
			1: OVP event has occurred
3	OVP on SBU1 PIN	1	0: OVP event has not occurred
			1: OVP event has occurred
2	OVP on SBU2 PIN	1	0: OVP event has not occurred
			1: OVP event has occurred
1	Reserved	1	Do Not Use
0	Reserved	1	Do Not Use



### **SWITCHING SETTING ENABLE**

Address: 04h

Reset Value: 8'b 1001\_1000

Bits	Name	Size	Description
7	Device Enable	1	0: Device Disable; L, R pull down by 10 k and other switch
			nodes will be high-Z for positive input.
			1: Device Enable.
			Device Enable = 1 Device enable = 0
			ENN = 1 Device Disable Device Disable
			ENN = 0 Device Enable Device Disable
6	Reserved	1	0: no used
			1: not allowed
5	Reserved	1	0: no used
			1: not allowed
4	DN_L to DN or L switches	1	0: Switch Disable; DN_L,DN will be high-Z for positive input. L
			pull down by 10 kohm
			1: Switch Enable
3	DP_R to DP or R switches	1	0: Switch Disable; DP_R,DP will be high-Z for positive input.
			R pull down by 10 kohm
			1: Switch Enable
2	Reserved	1	0: no used
			1: not allowed
1	MIC to SBUx switches	1	0: Switch Disable: MIC will be high-Z for positive input.
			1: Switch Enable
0	AGND to SBUx switches	1	0: Switch Disable: AGND will be high-Z for positive input.
			1: Switch Enable



### **SWITCH SELECT**

Address: 05h

Reset Value: 8'b 0001\_1000

Type: Read/Write

Bits	Name	Size	Description
7	Reserved	1	Do Not Use
6	Reserved	1	0: no used
	Reserved		1: not allowed
5	Reserved	1	0: no used
	Reserved		1: not allowed
4	DN_L to DN or L switches	1	0: DN_L to L switch ON
			1: DN_L to DN switch ON
3	DP_R to DP or R switches	1	0: DP_R to R switch ON
			1: DP_R to DP switch ON
2	Reserved	1	0: no used
			1: not allowed
1	MIC to SBUx switches	1	0: MIC to SBU2 switch ON
			1: MIC to SBU1 switch ON
0	AGND to SBUx switches	1	0: AGND to SBU1 switch ON
			1: AGND to SBU2 switch ON

### **SWITCH STATUS0**

Address: 06h

Reset Value: 8'b 0000\_0101

Type: Read Only

Bits	Name	Size	Description
[7:4]	Reserved	2	Do not use
[3:2]	DP_RSwitch Status	2	00: DP_R Switch Open/Not Connected
			01: DP_Rconnected to DP
			10: DP_Rconnected to R
			11: Not Valid
[1:0]	DN_L switch Status	2	00: DN_L Switch Open/Not Connected
			01: DN_L connected to DN
			10: DN_L connected to L
			11: Not Valid



### **SWITCH STATUS1**

Address: 07h

Reset Value: 8'b 0000\_0000

Type: Read Only

Bits	Name	Size	Description
[7:6]	Reserved	2	Do not use
[5:3]	SBU2 Switch Status	3	000: SBU2 switch is Open/Not Connected
			001: SBU2 connected to MIC
			010: SBU2 connected to AGND
			011, 100,101: Not Valid
			110 111: Do not use
[2:0]	SBU1 Switch Status	3	000: SBU1 switch is Open/Not Connected
			001: SBU1 connected to MIC
			010: SBU1 connected to AGND
			011, 100,101:: Not Valid
			110 111: Do not use

### **AUDIO SWITCH LEFT CHANNEL SLOW TURN-ON**

Address: 08h

Reset Value: 8'b 0000\_0001

Type: Read/Write

Bits	Name	Size	Description
[7:0]	Switch turn on rising time setting	8	11111111: 25600 μS
			00000001: 200 μS
			00000000: 100 μS

### **AUDIO SWITCH RIGHT CHANNEL SLOW TURN-ON**

Address: 09h

Reset Value: 8'b 0000\_0001

Bits	Name	Size	Description
[7:0]	Switch turn on rising time setting	8	11111111: 25600 µS
			00000001: 200 μS
			00000000: 100 μS



### MIC SWITCH SLOW TURN-ON

Address: 0Ah

Reset Value: 8'b 0000\_0001

Type: Read/Write

Bits	Name	Size	Description
[7:0]	Switch turn on rising time setting	8	11111111: 25700 μS
			00000010: 350 μS
			00000001: 250 μS
			0000000: Not Valid

### **AUDIO GROUND SWITCH SLOW TURN-ON**

Address: 0Ch

Reset Value: 8'b 0000\_0001

Type: Read/Write

Bits	Name	Size	Description
[7:0]	Switch turn on rising time setting	8	11111111: 179000 µS
			00000001: 1400 μS
			00000000: 700 μS

### TIMING DELAY BETWEEN R SWITCH ENABLE AND L SWITCH ENABLE

Address: 0Dh

Reset Value: 8'b 0000\_0000

Bits	Name	Size	Description
[7:0]	Delay timing setting	8	11111111: 25500 μS
			11111110: 25400 μS
			00000001: 100 μS
			00000000: 0 μS



### TIMING DELAY BETWEEN MIC SWITCH ENABLE AND L SWITCH ENABLE

Address: 0Eh

Reset Value: 8'b 0000\_0000

Type: Read/Write

Bits	Name	Size	Description
[7:0]	Delay timing setting	8	11111111: 25500 µS
			11111110: 25400 µS
			00000001: 100 μS
			00000000: 0 μS

### TIMING DELAY BETWEEN AUDIO GROUND SWITCH ENABLE AND L SWITCH ENABLE

Address: 10h

Reset Value: 8'b 0000\_0000

Bits	Name	Size	Description
[7:0]	Delay timing setting	8	11111111: 25500 μS
			11111110: 25400 μS
			00000001: 100 μS
			00000000: 0 μS



### **FUNCTION ENABLE**

Address: 12h

Reset Value: 8'b 0000\_1000

Type: Read/Write

Bits	Name	Size	Description
7	Reserved	1	Do not use
6	Reserved	1	Do not use
5	RES detection range setting	1	0: 1k to 256 k
			1: 10k to 2560 k
4	Reserved	1	0: no used
			1: not allowed
3	Slow turn on control enable	1	0: disable
			1: enable
2	Reserved	1	0: no used
			1: not allowed
1	RES detection enable	1	0: disable
			1: enable; will be changed to '0' after low resistance detection
0	Audio jack detection and	1	0: disable
	configuration enable		enable; will be changed to '0' after audio jack detection and configuration
			ooringaration

### **RES DETECTION PIN SETTING**

Address: 13h

Reset Value: 8'b 0000\_0000

Type: Read

Bits	Name	Size	Description
[7:3]	Reserved	5	Do not use
[2:0]	Pin selection	3	000: Do not use
			001: DP/R
			010: DN_L
			011: SBU1
			100: SBU2
			101, 110,111: Do not use

Recommend user to select the pin first before setting the RES detection pin enable.



### **RES VALUE**

Address: 14h Reset Value: 8'b 1111\_1111 Type: Read

Bits	Name	Size	Description
[7:0]	Detected resistance value	8	0000_0000 : R < 1 k
			 1111_1111: R > 300 K

### **RES DETECTION THRESHOLD**

Address: 15h

Reset Value: 8'b 0001\_0110

Type: Read

Bits	Name	Size Description					
[7:0]	RES detection threshold	8	Selection by 1 K $\Omega$ per step if Reg 12h [5] = 0				
			Selection by 10 K $\Omega$ per step if Reg 12h [5] =				
		1 Default Value = 22 KΩ					
		0000_0000: 1 ΚΩ/10 ΚΩ					
		1111_1111: 256 ΚΩ/ 2560 ΚΩ					

### **RES DETECTION INTERVAL**

Address: 16h

Reset Value: 8'b 0000\_0000

Type: Read

Bits	Name	Size	Description
[7:2]	Reserved	6	Do not use
[1:0]	RES detection interval	2	00: Single
			01: 100 mS
			10: 1 S
			11: 10 S



### **AUDIO JACK STATUS**

Address: 17h

Reset Value: 8'b 0000\_0001

Type: Read

Bits	Name	Size	Description				
[7:3]	Reserved	4	Do not use				
3	4pole	1	1: 4 Pole SBU2 to MIC, SBU1 to audio ground				
			0: others				
2	4pole	1	1: 4 Pole SBU1 to MIC, SBU2 to audio ground				
			0: others				
1	3 pole	1	1: 3 pole				
			0: others				
0	No audio accessory	1	1: No audio accessory				
			0: Audio accessory attached				

### **RES DETECTION /AUDIO JACK DETECTION INTERRUPT FLAG**

Address: 18h

Reset Value: 8'b 0000\_0000

Type: Read Clear

Bits	Name	Size	Description			
[7:3]	Reserved	5	Do Not Use			
2	Audio jack detection and	1	0: Audio jack detection and configuration has not occurred			
	configuration		1: Audio jack detection and configuration has occurred			
1	Low resistance occurred	1	0: Low resistance has not occurred			
			1: Low resistance has occurred			
0	Low resistance detection	1	0: Low resistance has not occurred			
			1: Low resistance has occurred			



### **AUDIO JACK DETECTION REG1 VALUE**

Address: 1Ah
Reset Value: 8'b
1111\_1111 Type: Read

Bits	Name	Size	Description	
[7:0]	Audio jack detection value		Resistance between SBU1 to SBU2	

### **AUDIO JACK DETECTION REG2 VALUE**

Address: 1Bh Reset Value: 8'b 1111\_1111 Type: Read

Bits	Name	Size	Description	
[7:0]	[7:0] Audio jack detection value		Resistance between SBU2 to SBU1	

### **MIC DETECTION THRESHOLD DATA0**

Address: 1Ch

Reset Value: 8'b 0010\_0000

Type: Read/Write

Bits	Name	Size	Description
[7:0]	MIC detection threshold DATA0	8	MIC detection threshold DATA0
			0010_0000: 300 mV

### **MIC DETECTION THRESHOLD DATA1**

Address: 1Dh Reset Value: 8'b 1111\_1111 Type: Read/Write

Bits	Name	Size Description			
[7:0]	MIC detection threshold DATA1	8 MIC detection threshold DATA1			
			1111_1111: 2.4 V		

### **I2C RESET**

Address: 1Eh

Reset Value: 8'b 0000\_0000

Type: W/C

Bits	Name	Size	Description
[7:1]	Reserved	7	Reserved
0	I2C reset	1	0: default
			1: I <sup>2</sup> C reset



### **CURRENT SOURCE SETTING**

Address: 1Fh
Reset Value: 8'b
0000\_0111 Type: Write

Bits	Name	Size	Description
[7:4]	Reserved	4	Reserved
[3:0]	Current Source Setting	4	1111: 1500 µA
			0111: 700 μA
			0001: 100 μA
			0000: invalid



### **APPLICATION INFORMATION**

### Over-Voltage Protection

BCT4481 features over-voltage protection (OVP) on receptacle side pins that switches off the internal signal routing path if the input voltage exceeds the OVP threshold. If OVP is occurred, FLAG data will provide information that which pin had OVP event.

### **Audio Ground Detection and Configuration**

The function is active when control bit 0x12h bit[0] = 1 and R, L AGND switches are set to be on status. For type–C interface analog headset, the audio ground could be SBU1 pin or SBU2 pin. The function will provide autonomous detection and configuration to route MIC and audio ground signal accordingly.

During detection and configuration, the R, L, Sense, MIC and Audio ground switch will be off. After detection and configuration, R and L switches will turn on according to switch configuration and timing setting. MIC, Sense and Audio ground will turn on according to detection results and timing control setting.


### **Resistance Detection**

The function is active during control bit 0x12h bit[1] = 1. It will monitor the resistance between receptacle side pins and ground. During resistance detection, the switch which is monitored will be off. The detection result will be saved in the resistance flag register. The measurement could be from 1 K $\Omega$  to 2.56 M $\Omega$  which is controlled by internal register. The detection interval can be set at 100 ms, 1 s or 10 s by register 0x16h.



### **12C INTERFACE**

The BCT4481 includes a full I2C slave controller. The I2C slave fully complies with the I2C specification version 2.1 requirements. This block is designed for fast mode, 400 kHz, signals. Examples of an I2C write and read sequence are shown in below figures respectively.



NOTE: Single Byte read is initiated by Master with P immediately following first data byte.

Figure 1. I<sup>2</sup>C Write Example





Figure 2. I<sup>2</sup>C Read Example




### TAPE AND REEL INFORMATION

### REEL DIMENSIONS



### TAPE DIMENSIONS




### KEY PARAMETER LIST OF TAPE AND REEL

Device	Package	Reel				Unit:	mm				Pin 1	Reel Q'ty
Name	Туре	Diameter	Reel Width	A0	B0	K0	P0	P1	P2	W	Quadrant	
BCT4481EFA-TR	FO-25L	7"	9.5	2.38	2.43	0.73	4	4	2	8	Q1	3000




### **PACKAGE OUTLINE DIMENSIONS**

### **FO-25L**



	MILLIMETERS							
DIM	MIN.	NOM.	MAX.					
Α	0.556	0.586	0.616					
A1	0.188	0.208	0.228					
A2	0.360	0.378	0.396					
b	0.240	0.260	0.280					
D	2.255	2.295						
E	2.215 2.235 2.255							
е	0.40							



SIDE VIEW

