**Radiation-Hardened SRAM** 

# Datasheet

Part Number: B7156ARH



Ver 1.2



# **Page of Revise Control**

Version No.	Publish Time	Revised Chapter	<b>Revise Introduction</b>	Note
1.0	09.20.2016		Document creation	
1.1	03.26.2017		ADVANCE INFORMATION DATASHEET Document	
1.2	03.06.2018		Text and wording modifications	



# TABLE OF CONTENTS

1.	Fe	atures1
2.	Ge	eneral Description1
3.	Bl	ock Diagram2
4.	Pi	n Description2
5.	Pi	n Configurations (Appendix 1)
6.	Pr	oduct Description
6	i.1	Quality Grade and Production Standard
6	5.2	Function Description
6	5.3	Recommended Operating Conditions
7.	Ele	ctrical Characteristics
7	.1	DC Electrical Characteristics (Pre and Post-Radiation)6
7	.2	Read Cycle AC Electrical Characteristics (Pre and Post-Radiation)7
7	.3	Write Cycle AC Electrical Characteristics (Pre and Post-Radiation)9
7	'.4	Absolute Maximum Ratings11
8.	Тур	pical Application (Appendix 2)11
9.	Pac	kaging11
10.	N	aming Rule13
Ap	pen	dix 114
Ap	pen	dix 215




# 1. Features

- ♦ 40ns maximum address access time
- Asynchronous operation for compatibility with industry standard 32K x 8 SRAM
- ♦ CMOS compatible inputs/outputs
- $\diamond$  Three-state bidirectional data bus
- ♦ Low operating and standby current
- $\diamond$  Radiation-hardened design
  - total-dose : 300krads
  - SEL Immune  $\geq 80$
  - Mev-cm<sup>2</sup>/mg
  - SEU LET<sub>TH</sub>  $\geq 32$
  - Mev-cm<sup>2</sup>/mg
- ♦ Package : DIP28
- ♦ 5-volt operation

# 2. General Description


The B7156RH SRAM is a high performance, asynchronous, 32K x 8 random access memory conforming to industry-standard fit, form, and function. The B7156RH SRAM features fully static operation requiring no external clocks or timing strobes. Implemented using an standard commercial CMOS process and a device enable/disable function the B7156RH is a high performance, powersaving SRAM. The combination of fast access time and low power consumption make B7156RH ideal for high-speed systems.







# 3. Block Diagram





# 4. Pin Description








Table 1. Pin Names

Pin Names	Functions	
A0~A14	Address	
DQ0~DQ7	Data Input / Output	
E1	Chip Enable 1 (Active Low)	
	Write Enable	
W	(Low Write Enable, and High Read Enable)	
G	Output Enable (Active Low)	
VDD	Power (5 V)	
VSS	Ground	

## 5. Pin Configurations (Appendix 1)

## 6. Product Description

#### 6.1 Quality Grade and Production Standard

The quality grade of the radiation-hardened SRAM B7156ARH is GJB597A-1996 B. And B7156ARH is up to the Q/Zt 20198-2011 semiconductor IC standard and CASTPSW11/337-2011 standard.

#### **6.2 Function Description**

The B7156RH has four control inputs called Enable 1 ( $\overline{E1}$ ),Write Enable ( $\overline{W}$ ), and Output Enable ( $\overline{G}$ ); 15 address inputs, A(14:0); and eight bidirectional data lines, DQ(7:0).  $\overline{E1}$  are device enable inputs that control device selection, active, and standby modes. Asserting both  $\overline{E1}$  enables the device, causes IDD to rise to its active value, and decodes the 15 address inputs to select one of 32,768 words in the memory.  $\overline{W}$  controls read and write operations. During a read cycle,  $\overline{G}$  must be asserted to



enable the outputs.

Inputs			Outputs	
G	W	<b>E1</b>	I/O Mode	Mode
Х	X	1	DQ(7:0) 3-State	Standby
0	1	0	DQ(7:0) Data out	Read
Х	0	0	DQ(7:0) Data in	Write
1	1	0	DQ(7:0) 3-State	Read DQ 3-State

Table 2	Device	Operation	Truth Table
1 auto 2.	DUVICU	Operation	II uni I auto

Notes:

1. X = Don't care

#### • Read Cycle

A combination of  $\overline{W}$  greater than  $V_{IH}(min)$  and  $\overline{E1}$  less than  $V_{IL}(max)$  defines a read cycle. Read access time is measured from the latter of chip enable, output enable, or valid address to valid data output.

SRAM Read Cycle 1, the Address Access in Figure 4, is initiated by a change in address inputs while the chip is enabled with  $\overline{G}$  asserted and  $\overline{W}$  deasserted. Valid data appears on data outputs DQ (7:0) after the specified  $t_{AVQV}$  is satisfied. Outputs remain active throughout the entire cycle. As long as chip enables and output enable are active, the address inputs may change at a rate equal to the minimum read cycle time ( $t_{AVAV}$ ).

SRAM Read Cycle 2, the Chip Enable-controlled Access in Figure 5, is initiated by the latter of  $\overline{E1}$  going active while  $\overline{G}$  remains asserted,  $\overline{W}$  remains deasserted, and the addresses remain stable for the entire cycle. After the specified t<sub>ETQV</sub> is satisfied, the 8-bit word addressed by A (18:0) is accessed and appears at the data outputs DQ (7:0).

SRAM Read Cycle 3, the Output Enable-controlled Access in Figure 6, is initiated by  $\overline{G}$  going active while  $\overline{E1}$  are asserted,  $\overline{W}$  is deasserted, and the addresses are stable. Read access time is  $t_{GLQV}$  unless  $t_{AVQV}$  or  $t_{ETQV}$  have not been satisfied.





#### • Write Cycle

A combination of  $\overline{W}$  and  $\overline{E1}$  less than  $V_{IL}(max)$  defines a write cycle. The state of  $\overline{G}$  is a "don't care" for a write cycle. The outputs are placed in the high-impedance state when either  $\overline{G}$  is greater than  $V_{IH}(min)$ , or when  $\overline{W}$  is less than  $V_{IL}(max)$ .

Write Cycle 1, the Write Enable-controlled Access in Figure 7, is defined by a write terminated by  $\overline{W}$  going high, with  $\overline{E1}$  still active. The write pulse width is defined by  $t_{WLWH}$  when the write is initiated by  $\overline{W}$ , and by  $t_{ETWH}$  when the write is initiated by  $\overline{E1}$ . Unless the outputs have been previously placed in the high-impedance state by  $\overline{G}$ , the user must wait  $t_{WLQZ}$  before applying data to the 8 bidirectional pins DQ (7:0) to avoid bus contention.

Write Cycle 2, the Chip Enable-controlled Access in Figure 8, is defined by a write terminated by either of  $\overline{E1}$  going inactive. The write pulse width is defined by  $t_{WLEF}$  when the write is initiated by  $\overline{W}$ , and by  $t_{ETEF}$  when the write is initiated by either  $\overline{E1}$  going active. For the  $\overline{W}$  initiated write, unless the outputs have been previously placed in the high-impedance state by  $\overline{G}$ , the user must wait  $t_{WLQZ}$  before applying data to the 8 bidirectional pins DQ (7:0) to avoid bus contention.

#### **6.3 Recommended Operating Conditions**

Symbol	Parameter	Limits
V <sub>DD</sub>	supply voltage	4.5 V ~ 5.5 V
T <sub>C</sub>	Case temperature range	-55℃ ~+125℃
VI	DC input voltage	$0 \text{ V} \sim \text{V}_{\text{DD}}$

Table 3. Recommended Operating Conditions

#### 7. Electrical Characteristics

# 7.1 DC Electrical Characteristics (Pre and Post-Radiation)

SYMBOL	PARAMETER	CONDITION	MIN	MAX	UNIT
$\mathrm{V}_{\mathrm{IH}}$	High-level input voltage	(CMOS)	3.5		V
$V_{IL}$	Low-level input voltage	(CMOS)		1.5	V
V <sub>OL</sub>	Low-level output voltage	$I_{OL} = 200 \mu A, V_{DD} = 4.5 V (CMOS)$		0.05	V
$V_{OH}$	High-level output voltage	$I_{OH} = -200 \mu A, V_{DD} = 4.5 V (CMOS)$	V <sub>DD</sub> -0.05		V
V <sub>OH</sub>	High-level output voltage	$I_{OH}$ = -4mA, $V_{DD}$ = 4.5V (CMOS)	4.2		V
$C_{IN}^{1}$	Input capacitance	<i>f</i> = 1MHz @ 0V		20	pF
C <sub>IO</sub> <sup>1</sup>	Bidirectional I/O capacitance	<i>f</i> = 1MHz @ 0V		20	pF
$I_{IN}$	Input leakage current	$V_{IN} = V_{DD}$ and $V_{SS}$	-5	5	μΑ
I <sub>OZ</sub>	Three-state output leakage current	$V_0 = V_{DD}$ and $V_{SS}$ $V_{DD} = 5.5V$ $\overline{G} = 5.5V$	-10	10	μΑ
I <sub>DD</sub> (OP)	Supply current operating @1MHz	CMOS inputs $(I_{OUT} = 0)$ V <sub>DD</sub> = 5.5V		50	mA
I <sub>DD1</sub> (OP)	Supply current operating @ 25MHz	CMOS inputs $(I_{OUT} = 0)$ V <sub>DD</sub> = 5.5V		120	mA
$I_{DD3}(SB)^2$	Supply current standby @ 0Hz	$\frac{\text{CMOS inputs } (I_{\text{OUT}} = 0)}{\text{E1} = V_{\text{DD}} - 0.5, V_{\text{DD}} = 5.5\text{V}}$		1.2	mA

Table 4. DC Parameter Table ( I )

#### Notes:

1. Measured only for initial qualification and after process or design changes that could affect

input/output capacitance.

2.  $V_{IH} = 5.5V$ ,  $V_{IL} = 0V$ .





# 7.2 Read Cycle AC Electrical Characteristics (Pre and


## **Post-Radiation**)

SYMBOL	PARAMETER	MIN	MAX	UNIT
t <sub>AVAV</sub> 1	Read cycle time	40		ns
t <sub>AVQV</sub>	Read access time		40	ns
t <sub>AXQX</sub> <sup>2</sup>	Output hold time	5		ns
t <sub>GLQX</sub> <sup>2</sup>	G-controlled output enable time	3		ns
t <sub>GLQV</sub>	G-controlled output enable time (Read Cycle 3)		15	ns
t <sub>GHQZ</sub> <sup>2</sup>	G-controlled output three-state time		15	ns
t <sub>ETQX</sub> <sup>2</sup>	$\overline{E1}$ -controlled output enable time			ns
t <sub>ETQV</sub>	E1 -controlled access time		40	ns
t <sub>EFQZ</sub> 1	$\overline{E1}$ -controlled output three-state time <sup>2</sup>		15	ns

Table 5. Read Cycle AC Par	ameters
----------------------------	---------


Notes:

- 1. Functional test.
- 2. Three-state is defined as a 500mV change from steady-state output voltage.
- 3. (VDD =  $5.0V \pm 10\%$ ) (-55C to +125C)




#### Assumptions:

- 1.  $\overline{E1} \leq V_{IL}(\max) \sim \overline{G} \leq V_{IL}(\max)$
- 2.  $\overline{W} \ge V_{IH} (\min)$





B7156ARH



#### Assumptions:

1.  $\overline{G} \leq V_{IL}(\max)$  and  $\overline{W} \geq V_{IH}(\min)$ 





#### Assumptions:

1. 
$$\overline{E1} \leq V_{IL} (\max)$$

2.  $\overline{W} \ge V_{IH}(\min)$ 

Figure 3c. SRAM Read Cycle 3: Output Enable Access





# 7.3 Write Cycle AC Electrical Characteristics (Pre and

## **Post-Radiation**)

SYMBOL	PARAMETER	MIN	MAX	UNIT
$t_{\rm AVAV}^{1}$	Write cycle time	40		ns
t <sub>ETWH</sub>	Device enable to end of write	35		ns
t <sub>AVET</sub>	Address setup time for write ( $\overline{E1}$ - controlled)	0		ns
t <sub>AVWL</sub>	Address setup time for write ( $\overline{W}$ - controlled)	0		ns
t <sub>WLWH</sub>	Write pulse width	35		ns
t <sub>WHAX</sub>	Address hold time for write $(\overline{W} - controlled)$	0		ns
t <sub>EFAX</sub>	Address hold time for device enable ( $\overline{E1}$ controlled)	0		ns
t <sub>WLQZ</sub> <sup>2</sup>	$\overline{W}$ - controlled three-state time		15	ns
t <sub>WHQX</sub> <sup>2</sup>	$\overline{W}$ - controlled output enable time	1		ns
t <sub>ETEF</sub>	Device enable pulse width $(E1 - controlled)$	35		ns
t <sub>DVWH</sub>	Data setup time	30		ns
t <sub>WHDX</sub>	Data hold time	3		ns
t <sub>WLEF</sub>	Device enable controlled write pulse width	35		ns
t <sub>DVEF</sub>	Data setup time	35		ns
t <sub>EFDX</sub>	Data hold time	0		ns
t <sub>AVWH</sub>	Address valid to end of write	35		ns
t <sub>WHWL</sub> 1	Write disable time	5		ns


#### Table 6. Write Cycle AC Parameter

Notes:

1. Functional test performed with outputs disabled ( $\overline{G}$  high).

2. Three-state is defined as 500 mV change from steady-state output voltage.


3. (VDD =  $5.0V \pm 10\%$ ) (-55C to +125C)



#### Assumptions:

- 1.  $\overline{G} \leq V_{IL}(\max)$ . If  $\overline{G} \geq V_{IH}(\min)$  then Q(7:0) will be in three-state for the entire cycle.
- 2.  $\overline{G}$  high for  $t_{AVAV}$  cycle.

Figure 4a. SRAM Write Cycle 1: W - Controlled Access



Assumptions & Notes:

- 1.  $\overline{G} \leq V_{IL}(\max)$ . If  $\overline{G} \geq V_{IH}(\min)$  then Q(7:0) will be in three-state for the entire cycle.
- 2.  $\overline{G}$  high for  $t_{AVAV}$  cycle.

Figure 4b. SRAM Write Cycle 2: Enable - Controlled Access

В





#### 7.4 Absolute Maximum Ratings

#### Table 7. Absolute Maximum Ratings

(Referenced to Vss)

SYMBOL	PARAMETER	LIMITS
V <sub>DD</sub>	DC supply voltage	-0.5 to 7.0V
V <sub>I/O</sub>	Voltage on any pin	-0.5 to (V <sub>DD</sub> + 0.3)V
T <sub>STG</sub>	Storage temperature	-65 to +150°C
P <sub>D</sub>	Maximum power dissipation	2.0W
TJ	Maximum junction temperature <sup>2</sup>	+150°C
Θ <sup>JC</sup>	Thermal resistance, junction-to-case	28°C/W
II	DC input current	±10 mA

Notes:

1. Stresses outside the listed absolute maximum ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond limits indicated in the operational sections of this specification is not recommended. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


2. Maximum junction temperature may be increased to +175 C during burn-in and steady-static life.

# 8. Typical Application (Appendix 2)

# 9. Packaging

The SRAM B7156ARH utilizes 28-Lead Ceramic Flatpack as shown in Figure 5 and the corresponding dimensions are listed in Table 8, which is accordance with GB/T7092.





Notes: 1) Fitting plane.

2) Pin NO. 1 ID.

Figure 5. Package Outline


Unit: mm

SYMBOL	Value		
	Min.	Тур.	Max.
Α	—		5.1
$A_I$	0.51	_	—
$b_1$	0.35	—	0.59
С	0.20	_	0.36
е	—	2.54	—
<i>e</i> <sub>1</sub>	—	15.24	—
L	2.54		5.00
D			36.12
Z			1.78





# 10. Naming Rule







# Appendix 1

Pin Descriptions are listed in Table 9:

Pin NO.	Symbol	Functions	Pin NO.	Symbol	Functions
1	A14	Address	28	V <sub>DD</sub>	Power(5V)
2	A12	Address	27	$\overline{\mathbf{W}}$	Write Enable
3	A7	Address	26	A13	Address
4	A6	Address	25	A8	Address
5	A5	Address	24	A9	Address
6	A4	Address	23	A11	Address
7	A3	Address	22	G	Output Enable
8	A2	Address	21	A10	Address
9	A1	Address	20	Ē1	Chip Enable 1
10	A0	Address	19	DQ7	I/O
11	DQ0	I/O	18	DQ6	I/O
12	DQ1	I/O	17	DQ5	I/O
13	DQ2	I/O	16	DQ4	I/O
14	V <sub>ss</sub>	Ground	15	DQ3	I/O

Table 9. Pin Symbols and Functions



#### Appendix 2




Figure 6. Typical Application

Figure 6 illustrates a typical application system, which consists of a CPU(80c32) and an SRAM (B7156ARH) chip. The B7156ARH serves as a parity check memory. The CPU is configured in standard mode for memory accessed. Besides address and data, the main signal include Chip Enable  $\$  Output Enable(RD) and Write Enable(WR).

The access timing is fixed for CPU. Base on the access timing of the SRAM(Fig3~Fig4), one should properly configure the control signal.

Notes:

- 1. Supply voltage is required to be as stable as possible.
- 2. The input should not be suspend in midair.
- 3. The output should not be connected to supply voltage or  $V_{SS}$ .

There are varied processor in different application, the access timing of SRAM will be different. Such condition requires the system designer to consider the timing carefully.





# Service & Supply

Address: No.2. Siyingmen N.Rd. Donggaodi Fengtai District,BeiJing,China Department: Department of international cooperation Telephone: +86(0)10-67968115-6751 Email: gjhz@mxtronics.com Fax: +86(0)10-68757706 Zip code: 100076

