

Silicon PNP Power Transistors

2SB645

DESCRIPTION

- With TO-3 package
- High power dissipation

APPLICATIONS

- For power switching and general purpose applications

PINNING(see Fig.2)

PIN	DESCRIPTION
1	Base
2	Emitter
3	Collector



Fig.1 simplified outline (TO-3) and symbol

Absolute maximum ratings($T_a =$)

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
V_{CBO}	Collector-base voltage	Open emitter	-200	V
V_{CEO}	Collector-emitter voltage	Open base	-200	V
V_{EBO}	Emitter-base voltage	Open collector	-5	V
I_C	Collector current		-15	A
I_B	Base current		-5	A
P_C	Collector power dissipation	$T_C = 25$	150	W
T_j	Junction temperature		150	
T_{stg}	Storage temperature		-65~150	

Silicon PNP Power Transistors

2SB645

CHARACTERISTICS

Tj=25 unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP.	MAX	UNIT
$V_{(BR)CEO}$	Collector-emitter breakdown voltage	$I_C = -50\text{mA}$; $I_B = 0$	-200			V
$V_{(BR)EBO}$	Emitter-base breakdown voltage	$I_E = -1\text{mA}$; $I_C = 0$	-5			V
V_{CEsat}	Collector-emitter saturation voltage	$I_C = -10\text{A}$; $I_B = -1\text{A}$			-3.0	V
I_{CBO}	Collector cut-off current	$V_{CB} = -200\text{V}$; $I_E = 0$			-0.1	mA
I_{EBO}	Emitter cut-off current	$V_{EB} = -6\text{V}$; $I_C = 0$			-0.1	mA
h_{FE}	DC current gain	$I_C = -1\text{A}$; $V_{CE} = -5\text{V}$	40		140	
f_T	Transition frequency	$I_C = -0.5\text{A}$; $V_{CE} = -10\text{V}$		12		MHz

◆ h_{FE} Classifications

R	O
40-80	70-140

Silicon PNP Power Transistors

2SB645

PACKAGE OUTLINE




Fig.2 outline dimensions (unindicated tolerance:±0.1mm)