# AmZ8103 • AmZ8104

**Octal Three-State Bidirectional Bus Transceivers** 

## DISTINCTIVE CHARACTERISTICS


- 8-bit bidirectional data flow reduces system package count
- 3-state inputs/outputs for interfacing with bus-oriented systems
- · PNP inputs reduce input loading
- VCC 1.15V VOH interfaces with TTL, MOS and CMOS
- 48mA, 300pF bus drive capability
- AmZ8103 inverting transceivers
- AmZ8104 non-inverting transceivers
- Transmit/Receive and Chip Disable simplify control logic
- 20-pin ceramic and molded DIP package
- Low power 8mA per bidirectional bit
- Advanced Schottky processing
- · Bus port stays in hi-impedance state during power up/down
- 100% product assurance screening to MIL-STD-883 requirements

### FUNCTIONAL DESCRIPTION

The AmZ8103 and AmZ8104 are 8-bit 3-state Schottky transceivers. They provide bidirectional drive for bus-oriented microprocessor and digital communications systems. Straight through bidirectional transceivers are featured, with 24mA drive capability on the A ports and 48mA bus drive capability on the B ports. PNP inputs are incorporated to reduce input loading.

One input, Transmit/Receive determines the direction of logic signals through the bidirectional transceiver. The Chip Disable input disables both A and B ports by placing them in a 3-state condition. Chip Disable is functionally the same as an active LOW chip select.

The output high voltage (VOH) is specified at VCC - 1.15V minimum to allow interfacing with MOS, CMOS, TTL, ROM, RAM, or microprocessors.



## AmZ8103 • AmZ8104 ABSOLUTE MAXIMUM RATINGS (Above which the useful life may be impaired)

Storage Temperature	-65 to +150°C
Supply Voltage	7.0V
Input Voltage	5.5V
Output Voltage	5.5V
Lead Temperature (Soldering, 10 seconds)	300°C

# **ELECTRICAL CHARACTERISTICS**

The Following Conditions Apply Unless Otherwise Noted:

MIL	$T_{A} = -55 \text{ to } + 125^{\circ}\text{C}$	VCC MIN = 4.5V	VCC MAX = 5.5V
COM'L	$T_A = 0$ to 70°C	VCC MIN = $4.75V$	VCC MAX = 5.25V

DC	ELECTRICAL	<b>CHARACTERISTICS</b>	over operating temperature range
----	------------	------------------------	----------------------------------

Parameters	TRICAL CHARAC		Tes	Min	Typ (Note 1)	Max	Units		
			A PORT (	A0-A7)					
VIH	Logical "1" Input Voltage		CD = VIL MAX, T/F	R = 2.0V	2.0			Volts	
			CD = VIL MAX.	COM'L			0.8		
VIL	Logical "0" Input Voltage	MIL			0.7	Volts			
ион и	Logical "1" Output Voltage		CD = VIL MAX,	IOH = -0.4mA	VCC-1.15	VCC-0.7		Volts	
1011	Logical I Output voltage		T/R = 0.8V	IOH = -3.0mA	2.7	3.95		Volis	
VOL	Logical "0" Output Voltage		CD = VIL MAX,	IOL = 12mA		0.3	0.4	Volts	
			$T/\overline{R} = 0.8V$	COM'L, IOL = 24mA		0.35	0.50		
IOS	Output Short Circuit Curren	t	CD = VIL MAX, T/F VCC = MAX, Note	$\vec{R} = 0.8V, VO = 0V,$	- 10	-38	-75	mA	
IIH	Logical "1" Input Current		CD = VIL MAX, T/F	R = 2.0V, VI = 2.7V		0.1	80	μA	
11	Input Current at Maximum I	nput Voltage	CD = 2.0V, VCC =	MAX, VI = VCC MAX			1	mA	
IIL	Logical "0" Input Current		CD = VIL MAX, T/F	₹ = 2.0V, VI = 0.4V		-70	-200	μA	
VC	Input Clamp Voltage		CD = 2.0V, IIN = -	-12mA		-0.7	-1.5	Volts	
IOD	Output/Input 3-State Current		CD = 2.0V	VO = 0.4V			-200	μA	
100	Outputinput 0-State Outrei	nput S-State Current		VO = 4.0V			80		
			B PORT (I	B0-B7)					
VIH	Logical "1" Input Voltage		CD = VIL MAX, T/F	R = VIL MAX	2.0			Volts	
VIL	Logical "0" Input Valtage		CD = VIL MAX,	COM'L			0.8	Volts	
VIL	Logical "0" Input Voltage		T/R = VIL MAX	MIL			0.7	Voits	
VOH Logica			CD = VIL MAX,	IOH = -0.4mA	VCC-1.15	VCC-0.8			
	Logical "1" Output Voltage	Logical "1" Output Voltage		IOH = -5mA	2.7	3.9		Volts	
	~			IOH = -10mA	2.4	3.6			
VOL Logical "0" Out	Logical "0" Output Voltage	utput Voltage	CD = VIL MAX,	IOL = 20mA		0.3	0.4	Volts	
			$T/\overline{R} = 2.0V$	IOL = 48mA		.4	0.5		
IOS	Output Short Circuit Curren	t	CD = VIL MAX, T/F VCC = MAX, Note	$\bar{R} = 2.0V, VO = 0V,$	-25	-50	- 150	mA	
IIH	Logical "1" Input Current		CD = VIL MAX, T/F	ลี้ = VIL MAX, VI = 2.7V		0.1	80	μA	
=	Input Current at Maximum I	nput Voltage	CD = 2.0V, VCC =	CD = 2.0V, VCC = MAX, VI = VCC MAX			1	mA	
IIL	Logical "0" Input Current		CD = VIL MAX, T/F	$\vec{n} = VIL MAX, VI = 0.4V$		-70	-200	μΑ	
VC	Input Clamp Voltage		CD = 2.0V, IIN = -	-12mA		-0.7	-1.5	Volts	
IOD	Output/input 3-State Curren	utput/input 3-State Current		CD = 2.0V			-200	μΑ	
			00 1.07	VO = 4.0V			200		
			CONTROL INPL	JTS CD, T/R					
VIH	Logical "1" Input Voltage				2.0			Volts	
V/II	IL Logical "0" Input Voltage			COM'L			0.8	Volts	
VIL				MIL			0.7	VOILS	
IIH	Logical "1" Input Current		VI = 2.7V	VI = 2.7V		0.5	20	μA	
11	Input Current at Maximum I	nput Voltage	VCC = MAX, VI =	VCC MAX			1.0	mA	
IIL	Logical "0" logut Quesent					-0.1	25	mA	
IIL Logical "0" Input Current		VI = 0.4V CD			-0.1	-0.25			
VC	Input Clamp Voltage		IIN = -12mA		-0.8	-1.5	Volts		
			POWER SUPPL	Y CURRENT					
		AmZ8103	CD =, VI = 2.0V, V	CD =, VI = 2.0V, VCC = MAX			100		
ICC	Power Supply Current	AIIIZO103	CD = 0.4V, VINA =	$CD = 0.4V$ , $VINA = T/\overline{R} = 2V$ , $VCC = MAX$			150	mA	
100	Fower Supply Current	AmZ8104	CD = 2.0V, VI = 0.	CD = 2.0V, VI = 0.4V, VCC = MAX			100	in <b>a</b>	
		711120104	CD = VINA = 0.4V	$CD = VINA = 0.4V, T/\overline{R} = 2V, VCC = MAX$			140	1	

## AmZ8103 • AmZ8104

## AmZ8103 AC ELECTRICAL CHARACTERISTICS (VCC

arameters	RICAL CHARACTERISTICS (V Description	Test Conditions	Min	Typ (Note 1)	Max	Units
		RT DATA/MODE SPECIFICATIONS		(1111-1)		
tPDHLA	Propagation Delay to a Logical "0" from B Port to A Port	CD = 0.4V, T/R = 0.4V (Figure 1) R1 = 1k, R2 = 5k, C1 = 30pF		8	12	ns
tPDLHA	Propagation Delay to a Logical "1" from B Port to A Port	CD = 0.4V, T/ $\overline{R}$ = 0.4V (Figure 1) R1 = 1k, R2 = 5k, C1 = 30pF		11	16	ns
tPLZA	Propagation Delay from a Logical "0" to 3-State from CD to A Port	B0 to B7 = 2.4V, $T/\overline{R}$ = 0.4V (Figure 3) S3 = 1, R5 = 1k, C4 = 15pF	-	10	15	ns
tPHZA	Propagation Delay from a Logical "1" to 3-State from CD to A Port	B0 to B7 = 0.4V, $T/\overline{R}$ = 0.4V (Figure 3) S3 = 0, R5 = 1k, C4 = 15pF		8	15	ns
tPZLA	Propagation Delay from 3-State to a Logical "0" from CD to A Port	B0 to B7 = 2.4V, $T/\overline{R}$ = 0.4V (Figure 3) S3 = 1, R5 = 1k, C4 = 30pF		20	30	ns
tPZHA	Propagation Delay from 3-State to a Logical "1" from CD to A Port	B0 to B7 = 0.4V, $T/\overline{R}$ = 0.4V (Figure 3) S3 = 0, R5 = 5k, C4 = 30pF		19	30	ns
	B PO	RT DATA/MODE SPECIFICATIONS			_	
tPDHLB	Propagation Delay to a Logical "0" from A Port to B Port	$\frac{\text{CD} = 0.4\text{V}, \text{T}/\overline{\text{R}} = 2.4\text{V} \text{ (Figure 1)}}{\text{R1} = 100\Omega, \text{R2} = 1\text{k}, \text{C1} = 300\text{pF}}$		12	18	ns
		$R1 = 667\Omega$ , $R2 = 5k$ , $C1 = 45pF$		7	12	
tPDLHB	Propagation Delay to a Logical "1" from A Port to B Port	CD = 0.4V, T/ $\overline{R}$ = 2.4V (Figure 1) R1 = 100 $\Omega$ , R2 = 1k, C1 = 300pF		15	20	ns
		$R1 = 667\Omega$ , $R2 = 5k$ , $C1 = 45pF$		9	14	
tPLZB	Propagation Delay from a Logical "0" to 3-State from CD to B Port	A0 to A7 = 2.4V, $T/\overline{R}$ = 2.4V (Figure 3) S3 = 1, R5 = 1k, C4 = 15pF		13	18	ns
tPHZB	Propagation Delay from A Logical "1" to 3-State from CD to B Port	A0 to A7 = 0.4V, $T/\overline{R}$ = 2.4V (Figure 3) S3 = 0, R5 = 1k, C4 = 15pF		8	15	ns
tPZLB	Propagation Delay from 3-State to a Logical "0" from CD to B Port	A0 to A7 = 2.4V, $T/\overline{R}$ = 2.4V (Figure 3) S3 = 1, R5 = 100 $\Omega$ , C4 = 300pF		25	35	ns
		$S3 = 1, R5 = 667\Omega, C4 = 45pF$		16	25	1
tPZHB	Propagation Delay from 3-State to a Logical "1" from CD to B Port	A0 to A7 = 0.4V, $T/\overline{R}$ = 2.4V (Figure 3) S3 = 0, R5 = 1k, C4 = 300pF		22	35	ns
		$S3 = 0, R5 = 5k\Omega, C4 = 45pF$		14	25	
	TRANSM	IT RECEIVE MODE SPECIFICATIONS				
tTRL	Propagation Delay from Transmit Mode to Receive a Logical "0," T/R to A Port	CD = 0.4V (Figure 2) S1 = 1, R4 = $100\Omega$ , C3 = 5pF S2 = 1, R3 = 1k, C2 = $30pF$		23	35	ns
tTRH	Propagation Delay from Transmit Mode to Receive a Logical "1," T/R to A Port	CD = 0.4V (Figure 2) S1 = 0, R4 = 100Ω, C3 = 5pF S2 = 0, R3 = 5k, C2 = 30pF		22	35	ns
tRTL	Propagation Delay from Receive Mode to Transmit a Logical "0," T/R to B Port	CD = 0.4V (Figure 2) S1 = 1, R4 = $100\Omega$ , C3 = $300pF$ S2 = 1, R3 = $300\Omega$ , C2 = $5pF$		26	35	ns
tRTH	Propagation Delay from Receive Mode to Transmit a Logical "1," T/R to B Port	CD = 0.4V (Figure 2) S1 = 0, R4 = 1k, C3 = 300pF S2 = 0, R3 = 300Ω, C2 = 5pF		27	35	ns

Notes: 1. All typical values given are for VCC = 5.0V and  $T_A = 25^{\circ}C$ . 2. Only one output at a time should be shorted.

FUNCTION	NAL TA	ABLE	
Inputs	С	onditio	ns
Chip Disable	0	0	1
Transmit/Receive	0	1	х
A Port	Out	In	HI-Z
B Port	In	Out	HI-Z

## AmZ8104 AC ELECTRICAL CHARACTERISTICS (VCC = 5.0V, T<sub>A</sub> = $25^{\circ}$ C

arameters	Description	Test Conditions	Min	<b>Typ</b> (Note 1)	Max	Units
	A PO	RT DATA/MODE SPECIFICATIONS				
tPDHLA	Propagation Delay to a Logical "0" from B Port to A Port	$CD = 0.4V, T/\overline{R} = 0.4V$ (Figure 1) R1 = 1k, R2 = 5k, C1 = 30pF		14	18	ns
tPDLHA	Propagation Delay to a Logical "1" from B Port to A Port	CD = 0.4V, $T/\overline{R}$ = 0.4V (Figure 1) R1 = 1k, R2 = 5k, C1 = 30pF		13	18	ns
tPLZA	Propagation Delay from a Logical "0" to 3-State from CD to A Port	B0 to B7 = 0.4V, $T/\overline{R} = 0.4V$ (Figure 3) S3 = 1, R5 = 1k, C4 = 15pF	·	11	15	ns
tPHZA	Propagation Delay from a Logical "1" to 3-State from CD to A Port	B0 to B7 = 2.4V, $T/\overline{R}$ = 0.4V (Figure 3) S3 = 0, R5 = 1k, C4 = 15pF		8	15	ns
tPZLA	Propagation Delay from 3-State to a Logical "0" from CD to A Port	B0 to B7 = 0.4V, $T/\overline{R}$ = 0.4V (Figure 3) S3 = 1, R5 = 1k, C4 = 30pF		27	35	ns
tPZHA	Propagation Delay from 3-State to a Logical "1" from CD to A Port	B0 to B7 = 2.4V, T/R = 0.4V (Figure 3) S3 = 0, R5 = 5k, C4 = 30pF		19	25	ns
	B PO	RT DATA/MODE SPECIFICATIONS		•		•
tPDHLB	Propagation Delay to Logical "0" from	CD = 0.4V, T/ $\overline{R}$ = 2.4V (Figure 1) R1 = 100 $\Omega$ , R2 = 1k, C1 = 300pF		18 23		ns
	A Port to B Port	$R1 = 667\Omega, R2 = 5k, C1 = 45pF$		11	18	1
tPDLHB Propagation Delay to Logical "1" from		$\frac{\text{CD} = 0.4\text{V}, \text{T}/\overline{\text{R}} = 2.4\text{V} \text{ (Figure 1)}}{\text{R1} = 100\Omega, \text{R2} = 1\text{k}, \text{C1} = 300\text{pF}}$		16	23	ns
	A Port to B Port	$R1 = 667\Omega$ , $R2 = 5k$ , $C1 = 45pF$		11	. 18	
tPLZB	Propagation Delay from a Logical "0" to 3-State from CD to B Port	A0 to A7 = 0.4V, $T/\overline{R}$ = 2.4V (Figure 3) S3 = 1, R5 = 1k, C4 = 15pF		13	18	ns
tPHZB	Propagation Delay from a Logical "1" to 3-State from CD to B Port	A0 to A7 = 2.4V, $T/\overline{R}$ = 2.4V (Figure 3) S3 = 0, R5 = 1k, C4 = 15pF		8	15	ns
tPZLB	Propagation Delay from 3-State to	A0 to A7 = 0.4V, $T/\overline{R}$ = 2.4V (Figure 3) S3 = 1, R5 = 100 $\Omega$ , C4 = 300pF		32	40	ns
	a Logical "0" from CD to B Port	$S3 = 1, R5 = 667\Omega, C4 = 45pF$		16	22	
tPZHB	Propagation Delay from 3-State to	A0 to A7 = 2.4V, T/R = 2.4V (Figure 3) S3 = 0, R5 = 1k, C4 = 300pF		26	35	ns
	a Logical "1" from CD to B Port	$S3 = 0, R5 = 5k\Omega, C4 = 45pF$		14	22	
	TRANSM	IT RECEIVE MODE SPECIFICATIONS				
tTRL	Propagation Delay from Transmit Mode to Receive a Logical "0," T/R to A Port	$CD = 0.4V \text{ (Figure 2)} \\ S1 = 0, R4 = 100\Omega, C3 = 5pF \\ S2 = 1, R3 = 1k, C2 = 30pF$		30	40	ns
tTRH	Propagation Delay from Transmit Mode to Receive a Logical "1," T/R to A Port	$CD = 0.4V \text{ (Figure 2)} \\ S1 = 1, R4 = 100\Omega, C3 = 5pF \\ S2 = 0, R3 = 5k, C2 = 30pF \\ \end{cases}$		28	40	ns
IRTL	Propagation Delay from Receive Mode to Transmit a Logical "0," T/R to B Port	$\begin{array}{l} \text{CD} = 0.4 \text{V} \text{ (Figure 2)} \\ \text{S1} = 1, \text{ R4} = 100 \Omega, \text{ C3} = 300 \text{pF} \\ \text{S2} = 0, \text{ R3} = 300 \Omega, \text{ C2} = 5 \text{pF} \end{array}$		31	40	ns
tRTH	Propagation Delay from Receive Mode to Transmit a Logical "1," $T/\overline{R}$ to B Port	$CD = 0.4V (Figure 2) S1 = 0, R4 = 1k, C3 = 300pF S2 = 1, R3 = 300\Omega, C2 = 5pF$		28	40	ns

Notes: 1. All typical values given are for VCC = 5.0V and T\_A = 25°C. 2. Only one output at a time should be shorted.


### **DEFINITION OF FUNCTIONAL TERMS**

- **A0-A7** A port inputs/outputs are receiver output drivers when  $T/\overline{R}$  is LOW and are transmit inputs when  $T/\overline{R}$  is HIGH.

Chip Disable forces all output drivers into 3-state when HIGH (same function as active LOW chip select,  $\overline{CS}$ ).

T/R Transmit/Receive direction control determines whether A port or B port drivers are in 3-state. With T/R HIGH A port is the input and B port is the output. With T/R LOW A port is the output and B port is the input.

CD



## AmZ8103 • AmZ8104

