Am8155/Am8156

2048-Bit Static MOS RAM With I/O Ports and Timer

ADVANCE INFORMATION

DISTINCTIVE CHARACTERISTICS

- 256 word x 8-bits
- Single +5V power supply
- · Completely static operation
- Internal address latch
- 2 programmable 8-bit I/O ports
- 1 programmable 6-bit I/O port
- Programmable 14-bit binary counter/timer
- Multiplexed address and data bus


GENERAL DESCRIPTION

The Am8155 and Am8156 are RAM and I/O chips to be used in the Am8085A MPU system. The RAM portion is designed with 2K bit static cells organized as 256 x 8. They have a maximum access time of 400ns to permit use with no wait states in Am8085A CPU.

The I/O portion consists of three general purpose I/O ports. One of the three ports can be programmed to be status pins, thus allowing the other two ports to operate in handshake mode.


A 14-bit programmable counter/timer is also included on chip to provide either a square wave or terminal count pulse for the CPU system depending on timer mode.

BLOCK DIAGRAM



*Am8155 = CE, Am8156 = CE

CONNECTION DIAGRAM Top View



Note: Pin 1 is marked for orientation.

MOS-071

ORDERING INFORMATION

MOS-070

Package Type	Temperature Range	Order Numbers		
Hermetic DIP*	0°C ≤ T _Δ ≤ +70°C	AM8155DC or AM8155CC	AM8156DC or AM8156CC	
Molded DIP		AM8155PC	AM8156PC	

^{*}Hermetic = Ceramic = DC = CC = D-40-1.

FUNCTIONAL PIN DEFINITION

The following describes the functions of all of the Am8155/Am8156 pins.

RESET

The Reset signal is a pulse provided by the Am8085 to initialize the system. Input high on this line resets the chip and initializes the three I/O ports to input mode. The width of RESET pulse should typically be 600ns. (Two Am8085A clock cycle times).

AD₀-AD₇

These are 3-state Address/Data lines that interface with the CPU lower 8-bit Address/Data Bus. The 8-bit address is latched into the address latch on the falling edge of the ALE. The address can be either for the memory section or the I/O section depending on the polarity of the IO/M input signal. The 8-bit data is either written into the chip or read from the chip depending on the status of WRITE or READ input signal.

CE OR CE

Chip Enable: On the Am8155, this pin is $\overline{\text{CE}}$ and is ACTIVE LOW. On the Am8156, this pin is CE and is ACTIVE HIGH.

RD

Input low on this line with the Chip Enable active enables the AD₀₋₇ buffers. If IO/\overline{M} pin is low, the RAM content will be read out to the AD bus. Otherwise the content of the selected I/O port will be read to the AD bus.

WR

Input low on this line with the Chip Enable active causes the data on the AD lines to be written to the RAM or I/O ports depending on the polarity of IO/\overline{M} .

ALE

Address Latch Enable: This control signal latches both the address on the AD_{0-7} lines and the state of the Chip Enable and IO/\overline{M} into the chip at the falling edge of ALE.

IO/M

IO/Memory Select: This line selects the memory if low and selects the IO if high.

PA₀-PA₇

These 8 pins are general purpose I/O pins. The in/out direction is selected by programming the Command/Status Register.

PB₀-PB₇

These 8 pins are general purpose I/O pins. The in/out direction is selected by programming the Command/Status Register.

PC₀-PC₅

These 6 pins can function as either input port, output port, or as control signals for PA and PB. Programming is done through the C/S Register. When PC_{0-5} are used as control signals, they will provide the following:

PC₀ - A INTR (Port A Interrupt)

PC1 - A BF (Port A Buffer full)

PC2 - A STB (Port A Strobe)

PC3 - B INTR (Port B Interrupt)

PC₄ - B BF (Port B Buffer Full)

PC5 - B STB (Port B Strobe)

TIMER IN

This is the input to the counter timer.

TIMER OUT

This pin is the timer output. This output can be either a square wave or a pulse depending on the timer mode.

VCC

+5 volt supply.

VSS

Ground reference.

MAXIMUM RATINGS above which useful life may be impaired

Storage Temperature	-65°C to +150°C
Ambient Temperature Under Bias	-55°C to +125°C
V _{CC} with Respect to V _{SS}	-0.5V to +7.0V
All Signal Voltages with Respect to V _{SS}	-0.5V to +7.0V
Power Dissipation	1.5W

The products described by this specification include internal circuitry designed to protect input devices from damaging accumulations of static charge. It is suggested, nevertheless, that conventional precautions be observed during storage, handling and use in order to avoid exposure to excessive voltages.

DC CHARACTERISTICS ($T_A = 0^{\circ}C$ to $+70^{\circ}C$; $V_{CC} = 5V \pm 5\%$)

Parameters	Description	Test Conditions	Min.	Тур.	Max.	Units
V _{IL}	Input Low Voltage		-0.5		0.8	Volts
V _{IH}	Input High Voltage		2.0		V _{CC} +0.5	Volts
V _{OL}	Output Low Voltage	I _{OL} = 2mA			0.45	
V _{OH}	Output High Voltage	$I_{OH} = -400\mu A$	2.4			Volts
IIL	Input Leakage	V _{IN} = V _{CC} to 0V			±10	μΑ
lo	Output Leakage Current	0.45V ≤ V _{OUT} ≤ V _{CC}			±10	μΑ
l _{cc}	V _{CC} Supply Current				180	mA
I _{IL} (CE)	Chip Enable Leakage Am8155 Am8156	V _{IN} = V _{CC} to 0V		+100 -100		μΑ

Am8155/Am8156

AC CHARACTERISTICS (T_A = 0°C to + 70°C; V_{CC} = 5V \pm 5%)

Parameters	Description	Test Conditions	Min.	Max.	Units
t _{AL}	Address to Latch Set-up Time		50		ns
t _{LA}	Address Hold Time After Latch		80		ns
t _{LC}	Latch to READ/WRITE Control	1	100		ns
t _{RD}	Valid Data Out Delay from READ Control]		170	ns
t _{AD}	Address Stable to Data Out Valid			400	ns
t _{LL}	Latch Enable Width	1	100		ns
t _{RDF}	Data Bus Float After Read	1	0	100	ns
t _{CL}	READ/WRITE Control to Latch Enable		20		ns
tcc	READ/WRITE Control Width		250		ns
t _{DW}	Data In to WRITE Set-up Time		150		ns
t _{WD}	Data In Hold Time After WRITE		0		ns
t _{RV}	Recovery Time Between Controls	-	300		ns
t _{WP}	WRITE to Port Output			400	ns
t _{PR}	Port Input Set-up Time	150pF Load	70		ns
t _{RP}	Port Input Hold Time	7	50		ns
t _{SBF}	Strobe to Buffer Full	1		400	ns
t _{SS}	Strobe Width		200		ns
t _{RBE}	READ to Buffer Empty	[400	ns
t _{SI}	Strobe to INTR On]		400	ns
t _{RDI}	READ to INTR Off	7		400	ns
t _{PSS}	Port Set-up Time to Strobe	1	50		ns
t _{PHS}	Port Hold Time After Strobe]	120		ns
t _{SBE}	Strobe to Buffer Empty	7		400	ns
t _{WBF}	WRITE to Buffer Full]		400	ns
t _{WI}	WRITE to INTR Off	7		400	ns
t _{TL}	TIMER-IN to TIMER-OUT Low	1		400	ns
t _{TH}	TIMER-IN to TIMER-OUT High	1		400	ns
t _{RDE}	Data Bus Enable from READ Control		10		ns

Note: For Timer Input Specification, see Figure 10.


The Am8155/8156 includes the following operational features:

- 2K Bit Static RAM organized as 256 x 8
- Two 8-bit I/O ports (PA and PB) and one 6-bit I/O port (PC)
- 14-bit down counter

The I/O portion contains four registers (Command/Status,

PA₀₋₇, PB₀₋₇, PC₀₋₅). The IO/M (IO/Memory Select) pin selects the I/O or the memory (RAM) portion. Detailed descriptions of memory, I/O ports and timer functions will follow.

The 8-bit address on the AD lines, the Chip Enable input, and IO/\overline{M} are all latched on chip at the falling edge of ALE. A low on the IO/\overline{M} must be provided to select the memory section.



Note: For detailed timing diagram information, see Figure 7 and AC Characteristics.

Figure 1. Memory Read/Write Cycle.

MOS-072

PROGRAMMING OF THE COMMAND/STATUS REGISTER

The command register consists of eight latches, one for each bit. Four bits (0-3) define the mode of the ports. Two bits (4-5) enable or disable the interrupt from port C when it acts as control port, and the last two bits (6-7) are for the timer.

The C/S register contents can be altered at any time by using the I/O address XXXXX000 during a WRITE operation. The meaning of each bit of the command byte is defined as follows:




Figure 2. Command/Status Register Bit Assignment.

READING THE COMMAND/STATUS REGISTER

The status register consists of seven latches, one for each bit: six (0-5) for the status of the ports and one (6) for the status of the timer.

The status of the timer and the I/O section can be polled by reading the C/S Register (Address XXXXX000). Status word format is shown below:




Figure 3. Command/Status Register Status Word Format.

INPUT/OUTPUT SECTION

The I/O section of the Am8155/8156 consists of four registers as described below.

 Command/Status Register (C/S) — This register is assigned the address XXXXXX000. The C/S address serves the dual purpose.

When the C/S register is selected during WRITE operation, a command is written into the command register. The contents of this register are not accessible through the pins.

When the C/S (XXXXX000) is selected during a READ operation, the status information of the I/O ports and the timer become available on the $AD_{0.7}$ lines.

- PA Register This register can be programmed to be either input or output ports depending on the status of the contents of the C/S Register. Also depending on the command, this port can operate in either the basic mode or the strobed mode (see timing diagram). The I/O pins assigned in relation to this register are PA_{0.7}. The address of this register is XXXXX001.
- PB Register This register functions the same as PA Register. The I/O pins assigned are PB₀₋₇. The address of this register is XXXXX010.
- PC Register This register has the address XXXXX011 and contains only 6 bits. The 6 bits can be programmed to be either input ports, output ports or as control signals for PA and PB by properly programming the AD₂ and AD₃ bits of the C/S register.

When $PC_{0.5}$ is used as a control port, 3 bits are assigned for Port A and 3 for Port B. The first bit is an interrupt that the Am8155 sends out. The second is an output signal indicating whether the buffer is full or empty, and the third is an input pin to accept a strobe for the strobed input mode. See Table 1.

When the 'C' port is programmed to either ALT3 or ALT4, the control signals for PA and PB are initialized as follows:

Control	Input Mode	Output Mode
BF	Low	Low
INTR	Low	High
STB	Input Control	Input Control


The set and reset of INTR and BF with respect to $\overline{\text{STB}}$, $\overline{\text{WR}}$ and $\overline{\text{RD}}$ timing is shown in Figure 8.

To summarize, the register's assignments are:

Address	Pinouts	Functions	No. of Bits
XXXXX000 XXXXX001	Internal PA ₀₋₇	Command/Status Register General Purpose I/O Port	8 8
XXXXX010 XXXXX011	PB ₀₋₇ PC ₀₋₅	General Purpose I/O Port General Purpose I/O Port or Control Lines	8

The following diagram shows how I/O Ports A and B are structured within the Am8155 and Am8156:

Am8155/Am8156 One Bit of Port A or Port B



MOS-073

Notes: 1. Output Mode 2. Simple Input

Multiplexer Control

3. Strobed Input J4. = 1 for output mode

= 0 for input mode.

Read Port = $(IO/\overline{M} = 1) \cdot (\overline{RD} = 0) \cdot (CE \text{ active}) \cdot (Port \text{ address selected})$

Write Port = $(IO/\overline{M} = 1) \cdot (\overline{WR} = 0) \cdot (CE \text{ active}) \cdot (Port \text{ address selected})$

Note in the diagram that when the I/O ports are programmed to be output ports, the contents of the output ports can still be read by a READ operation when appropriately addressed.

Note also that the output latch is cleared when the port enters the input mode. The output latch cannot be loaded by writing to the port if the port is in the input mode. The result is that each time a port mode is changed from input to output, the output pins will go low. When the Am8155/8156 is RESET, the output latches are all cleared and all 3 ports enter the input mode.

When in the ALT 1 or ALT 2 modes, the bits of Port C are structured like the diagram above in the simple input or output mode, respectively.

Reading from an input port with nothing connected to the pins will provide unpredictable results.

Table 1. Table of Port Control Assignment.

Pin	ALT 1	ALT 2	ALT 3	ALT 4
PC0	Input Port	Output Port	A INTR (Port A Interrupt)	A INTR (Port A Interrupt)
PC1	Input Port	Output Port	A BF (Port A Buffer Full)	A BF (Port A Buffer Full)
PC2	Input Port	Output Port	A STB (Port A Strobe)	A STB (Port A Strobe)
PC3	Input Port	Output Port	Output Port	B INTR (Port B Interrupt)
PC4	Input Port	Output Port	Output Port	B BF (Port B Buffer Full)
PC5	Input Port	Output Port	Output Port	B STB (Port B Strobe)

TIMER SECTION

The timer is a 14-bit down counter that counts the 'timer input' pulses and provides either a square wave or pulse when terminal count (TC) is reached.

The timer has the I/O address XXXXX100 for the low order byte of the register and the I/O address XXXXX101 for the high order byte of the register.

To program the timer, the COUNT LENGTH REG is loaded first, one byte at a time, by selecting the timer addresses. Bits 0-13 will specify the length of the next count and bits 14-15 will specify the timer output mode. The value loaded into the count length register can have any value from $2_{\rm H}$ through 3FFF $_{\rm H}$ in bits 0-13.

There are four modes to choose from:

- 0 Puts out low during second half of count
- 1 Square wave
- 2 Single pulse upon TC being reached
- 3 Repetitive single pulse everytime TC is readied and automatic reload of counter upon TC being reached, until instructed to stop by a new command loaded into C/S.

Bits 6-7 of Command/Status Register Contents are used to start and stop the counter. There are four commands to choose from (See the further description on Command/Status Register.).

C/S7 C/S6

- 0 NOP Do not affect counter operation.
- 0 1 STOP NOP if timer has not started; stop counting if the timer is running.
- STOP AFTER TC Stop immediately after present TC is reached (NOP if timer has not started).
- START Load mode and CNT length and start immediately after loading (if timer is not presently running). If timer is running, start the new mode and CNT length immediately after present TC is reached.





Figure 4. Timer Format.

M2 and M1 define the timer mode as follows:

M2 M1

- 0 Puts out low during second half of count.
- 5 1 Square wave, i.e., the period of the square wave equals the count length programmed with automatic reload at terminal count.
- 1 0 Single pulse upon TC being reached.
 - Automatic reload, i.e., single pulse everytime TC is reached.

Note: In case of an asymmetric count, i.e., 9, larger half of the count will be high, the larger count will stay active as shown in Figure 5.



Note: 5 and 4 refer to the number of clock cycles in that time period.

Figure 5. Asymmetric Count.

The counter in the Am8155 is not initialized to any particular mode or count when hardware RESET occurs, but RESET does stop the counting. Therefore, counting cannot begin following RESET until a START command is issued via the C/S register.





Figure 6 shows that a minimum system is possible using only three chips:

- 256 Bytes RAM
- 2K Bytes ROM
- 38 I/O Pins
- 1 Interval Timer
- 4 Interrupt Levels

Figure 6. Am8085A Minimum System Configuration.

WAVEFORMS

A. READ CYCLE.



MOS-076

B. WRITE CYCLE.




Figure 7. Am8155/8156 Read/Write Timing Diagrams.

MOS-077





Figure 9. Basic I/O Timing Waveform.

7-34

WAVEFORMS (Cont.)



Note 1: The timer output is periodic if in an automatic reload mode (M_1 mode bit = 1).

Countdown from 5 to 1

tcyc	320ns	MIN.
t _r and t _f	30ns	MAX.
t ₁	80ns	MIN.
t ₂	120ns	MIN.
t _{TL} and t _{TH}	400ns	MAX.

Figure 10. Timer Output Waveform.

MOS-082