

# Am2825 • Am2826 • Am2827

## 2048-Bit Dynamic Shift Registers

### Distinctive Characteristics

- 6 MHz data rate guaranteed
- Single 2048 and dual 1024-bit configurations
- Low power dissipation
- TTL compatible data inputs and outputs

- On chip recirculate and input select controls
- Plug-in replacement for National 5025/26/27
- Full military temperature range devices available
- 100% reliability assurance testing in compliance with MIL-STD-883

### FUNCTIONAL DESCRIPTION


The Am2825/26/27 are military and commercial grade 2048-bit dynamic shift registers. The Am2825 is a dual 1024-bit device with on-chip recirculate and a load control (LC) common to both registers. When LC is HIGH, the two registers recirculate data; when LC is LOW new data is entered through the data inputs. The Am2826 is similar, but each register has two data inputs, selected by separate input select (IS) signals. The Am2827 is a single 2048-bit register with on-chip recirculate and a load control. All the devices can drive one standard TTL load or three Am93L series low-power TTL loads. The select, load command, and data inputs may be driven by TTL signals. Two high-voltage clock signals,  $\phi_1$  and  $\phi_2$ , are required. Internally, each shift register consists of two multiplexed registers, so that a data shift occurs on each  $\phi_1$  or  $\phi_2$  clock pulse. The data rate, therefore, is double the frequency of either clock signal.

### ORDERING INFORMATION


Package Type	Temperature Range	Order Number
10-Pin Molded	0°C to +70°C	AM2825PC
16-Pin Hermetic	0°C to +70°C	AM2825DC
16-Pin Hermetic	-55°C to +125°C	AM2825DM
16-Pin Molded	0°C to +70°C	AM2826PC
16-Pin Hermetic	0°C to +70°C	AM2826DC
16-Pin Hermetic	-55°C to +125°C	AM2826DM
8-Pin Molded	0°C to +70°C	AM2827PC
8-Pin Hermetic	-55°C to +125°C	AM2827DM
8-Pin Hermetic	0°C to +70°C	AM2827DC

### LOGIC DIAGRAMS


#### Am2825



#### Am2826



#### Am2827




MOS-424


### CONNECTION DIAGRAMS

#### Top View


#### Am2825




#### Am2825



#### Am2826



#### Am2827



MOS-425

**Am2825 • Am2826 • Am2827****MAXIMUM RATINGS** (Above which the useful life may be impaired)

Storage Temperature	–65°C to +150°C
Temperature (Ambient) Under Bias	–55°C to +125°C
DC Input Voltage with Respect to $V_{SS}$	–20V to +0.3V

**OPERATING RANGE**

Part Number	$V_{SS}$	$V_{DD}$	$V_{GG}$	$T_A$
AM2825/6/7DM	+5.0V $\pm 5\%$	0V	–10.0V to –11.0V	–55°C to +125°C
AM2825/6/7PC,DC	+5.0V $\pm 5\%$	0V	–10.0V to –11.0V	0°C to +70°C

**ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE** (Unless Otherwise Noted)

Parameters	Description	Test Conditions	Min.	Typ. (Note 1)	Max.	Units
$V_{OH}$	Output HIGH Voltage	$I_{OH} = -0.5\text{mA}$	2.4		$V_{SS}$	Volts
$V_{OL}$	Output LOW Voltage	$I_{OL} = 1.6\text{mA}$	0.0		0.4	Volts
$V_{IH}$	Input HIGH Level	Guaranteed input logical HIGH voltage for all inputs except clocks	$V_{SS} - 1.0$		$V_{SS} + 0.3$	Volts
$V_{IL}$	Input LOW Level	Guaranteed input logical LOW voltage for all inputs except clocks	$V_{SS} - 10$		$V_{SS} - 4.2$	Volts
$I_I$	Input Leakage Current	$V_{IN} = -10\text{V}$ , $T_A = 25^\circ\text{C}$		10	500	nA
$I_\phi$	Clock Input Leakage Current	$V_\phi = -15\text{V}$ , $T_A = 25^\circ\text{C}$		50	1000	nA
$V_{\phi H}$	Clock HIGH Level		$V_{SS} - 1.0$		$V_{SS} + 0.3$	Volts
$V_{\phi L}$	Clock LOW Level		$V_{GG} - 0.3$		$V_{GG} + 0.8$	Volts
$I_{GG}$	$V_{GG}$ Current	$T_A = 25^\circ\text{C}$ $V_{SS} = 5.25\text{V}$ $V_{GG} = -11.0\text{V}$ $V_{\phi L} = -11.0\text{V}$ $t_{\phi pw} = 125\text{ns}$ Data = 11110000...	$.01\text{MHz} < f_\phi < 0.1\text{MHz}$	2.5	5	mA
			$f_\phi = 1.0\text{MHz}$	2.5	5	
			$f_\phi = 3.0\text{MHz}$	2.5	5	
$I_{DD}$	$V_{DD}$ Current	$T_A = 25^\circ\text{C}$ $V_{SS} = 5.25\text{V}$ $V_{GG} = -11.0\text{V}$ $V_{\phi L} = -11.0\text{V}$ $t_{\phi pw} = 125\text{ns}$ Data = 11110000...	$.01\text{MHz} < f_\phi < 0.1\text{MHz}$	4	6	mA
			$f_\phi = 1.0\text{MHz}$	20	30	
			$f_\phi = 3.0\text{MHz}$	45	65	

Note: 1. Typical Limits are at  $V_{SS} = 5.0\text{V}$ ,  $V_{GG} = -10.5\text{V}$  and  $25^\circ\text{C}$  ambient.

**SWITCHING CHARACTERISTICS AND OPERATING REQUIREMENTS OVER OPERATING RANGE**

Parameters	Definition	Test Conditions	Min.	Typ. (Note 1)	Max.	Units
$f_D$	Data Rate (Note 2)	$T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$	0.02		6.0	MHz
		$T_A = -55^\circ\text{C}$ to $+125^\circ\text{C}$	0.12		4.0	
$f_\phi$	Clock Frequency (Note 3)	$T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$	0.01		3.0	
		$T_A = -55^\circ\text{C}$ to $+125^\circ\text{C}$	0.06		2.0	
$t_{\phi d}$	Delay Between Clocks (Note 3)		10		Note 3	ns
$t_{\phi pw}$	Clock LOW Time	$t_{\phi t} = 20\text{ns}$	$0^\circ\text{C}$ to $+70^\circ\text{C}$	0.125	10	$\mu\text{s}$
			$-55^\circ\text{C}$ to $+125^\circ\text{C}$	0.180	10	
$t_{\phi t}$	Clock Rise and Fall Times	10% to 90%			0.5	$\mu\text{s}$
$t_s$	Set-Up Time, Data and Select Inputs (See Definitions)	$0^\circ\text{C}$ to $70^\circ\text{C}$	40			ns
		$-55^\circ\text{C}$ to $+125^\circ\text{C}$	60			
$t_h$	Hold Time, Data and Select Inputs (See Definitions)	$0^\circ\text{C}$ to $70^\circ\text{C}$	30			ns
		$-55^\circ\text{C}$ to $+125^\circ\text{C}$	50			
$t_{pd}$	Delay, Clock to Data Out	$C_L = 15\text{pF}$	$0^\circ\text{C}$ to $+70^\circ\text{C}$		80	ns
			$-55^\circ\text{C}$ to $+125^\circ\text{C}$		120	
$C(D)$	Capacitance, Data Input	Note 4 $f = 1\text{MHz}$ , $V_{IN} = 0\text{V}$ All other pins at GND			5	pF
$C(S)$	Capacitance, Select Input or $L_C$				7	pF
$C(\phi)$	Capacitance, Clock Input			175	220	pF

- Notes: 2. The Data Rate is twice the frequency of either clock phase.  
3. The maximum delay between clocks ( $\phi_1$  and  $\phi_2$  both HIGH) is a function of junction temperature. The junction temperature is a function of ambient temperature and clock duty cycle. See curves for minimum frequency on page 3.  
4. This parameter is periodically sampled but not 100% tested. It is guaranteed by design.

## TRUTH TABLES


### Am2825 and Am2827

LC	IN	OUT	DATA ENTERED
L	L	X	L
L	H	X	H
H	X	L	L
H	X	H	H

## Am2826

IS	INPUT 1	INPUT 2	DATA ENTERED
L	L	X	L
L	H	X	H
H	X	L	L
H	X	H	H

### FUNCTIONAL EQUIVALENT OF EACH REGISTER



Since the two registers shift on opposite clock pulses, a new data bit is entered on both  $\phi_1$  and  $\phi_2$ . Data entering the register on  $\phi_1$  will appear at the output on  $\phi_1$  (from the negative edge of  $\phi_1$  to the negative edge of  $\phi_2$ ).

MOS-426

## DEFINITION OF TERMS

**Dynamic Shift Register** A shift register in which data storage occurs on small capacitive nodes rather than in bistable logic circuits. Dynamic shift registers must be clocked continuously to maintain the charge stored on the nodes.

• **φ2** The two clock pulses applied to the register. The clock is ON when it is at its negative voltage level and OFF when it is at its positive voltage level.  
 • **DATA** Data is accepted into the master of each bit during one clock pulse and is transferred to the slave of each bit during the other clock pulse.

**Clock delay time.** The time elapsing between the LOW-to-HIGH transition of one clock input and the HIGH-to-LOW transition of the other clock input. During  $t_{pd}$  both clocks are HIGH. All data is stored on capacitive nodes.

**t<sub>OPW</sub>** Clock pulse width. The LOW time of each clock signal. During t<sub>OPW</sub> one of the clocks is ON, and data transfer between master and slave or slave and master occurs.

**$t_{\text{tot}}$**  Clock rise and fall times. The time required for the clock signals to change from 10% to 90% of the total level change occurring.

**$t_s(\mathbf{D})$**  Data set-up time. The time prior to the LOW-to-HIGH transition of  $\phi$  during which the data on the data input must be steady to be correctly written into the memory.


**t<sub>h</sub>(D)** Data hold time. The time following the LOW-to-HIGH transition of  $\phi$  during which the data must be steady. To correctly write data into the register, the data must be applied by t<sub>s</sub>(D) before this transition and must not be changed until t<sub>h</sub>(D) after this transition.

**tpd** The delay from a HIGH-to-LOW clock transition to correct data present at the register output.




# OPERATING CHARACTERISTICS


Guaranteed Minimum Clock Frequency Versus Temperature




Maximum Clock Frequency Versus Temperature




Typical Power Supply Current Versus Data Rate




Typical Power Supply Current Versus Temperature



VOH Versus IOH




Typical Power Supply Current Versus Clock Pulse Width  $\phi_{pw}$



MOS-428


## Metallization and Pad Layouts

Am2825




DIE SIZE 0.145" X 0.162"

Am2826



DIE SIZE 0.145" X 0.162"

Am2827



DIE SIZE 0.145" X 0.162"

5