Am9111/Am91L11/Am2111 FAMILY

256x4 Static R/W Random Access Memories

PART NUMBER	Am2111	Am2111-2	Am9111A Am91L11A Am2111-1	Am9111B Am91L11B	Am9111C Am91L11C	Am9111D
ACCESS TIME	1000ns	650ns	500ns	400ns	300ns	250ns

DISTINCTIVE CHARACTERISTICS

- 256 x 4 organization for small memory systems
- Low operating power dissipation
 - 125mW Typ; 290mW maximum standard power 100mW Typ; 175mW maximum — low power
- DC standby mode reduces power up to 84%
- Logic voltage levels identical to TTL
- High output drive two full TTL loads
- High noise immunity full 400mV
- Single 5 volt power supply tolerances: ±5% commercial, ±10% military
- Uniform switching characteristics access times insensitive to supply variations, addressing patterns and data patterns
- Both military and commercial temperature ranges available
- · Bussed input and output data on common pins.
- Output disable control
- Zero address set-up and hold times for simplified timing
- 100% MIL-STD-883 reliability assurance testing


FUNCTIONAL DESCRIPTION

The Am9111/Am91L11 series of devices are high performance, low power, 1024-bit, static, read/write random access memories. They offer a wide range of access times including versions as fast as 200ns. Each memory is implemented as 256 words by 4 bits per word. This organization permits efficient design of small memory systems and allows finer resolution of incremental memory depth. The input data and output data signals are bussed together to share common I/O pins. This feature not only decreases the package size, but helps eliminate external logic in bus-oriented memory systems.

These memories may be operated in a DC standby mode for reductions of as much as 84% of the normal power dissipation. Data can be retained with a power supply as low as 1.5 volts. The low power Am91L11 series offer reduced power dissipation during normal operating conditions and éven lower dissipation in the standby mode.

The Chip Enable input control signals act as high order address lines and they control the write amplifier and the output buffers. The Output Disable signal provides independent control over the output state of enabled chips.

These devices are all fully static and no refresh operations or sense amplifiers or clocks are required. Input and output signal levels are identical to TTL specifications, providing simplified interfacing and high noise immunity. The outputs will drive two full TTL loads for increased fan-out and better bus interfacing capability.



CONNECTION DIAGRAM Top View ADDRESS 3 18 V_{CC} (+5 V) ADDRESS 2 ADDRESS 4 WRITE ENABLE ADDRESS 1 CHIP ENABLE 1 ADDRESS 0 DATA I/O ADDRESS 5 ADDRESS 6 DATA 1/03 ADDRESS 7 12 DATA 1/02 (GND) Vss 11 DATA 1/0 CHIP ENABLE 2 OUTPUT DISABLE Note: Flat Pack version available in 24-pin package. MOS-351

ORDERING INFORMATION

Ambient	Package	Power	Access Times								
Temperature Specification	Type	Type	1000ns	650ns	500ns	400ns	300ns	250ns			
0°C to +70°C	Molded DIP	Standard P2111 P2		P2111-2	P2111-1 AM9111APC	AM9111BPC	AM9111CPC	AM9111DPC			
		Low			AM91L11APC	AM91L11BPC	AM91L11CPC				
0 C 10 +70 C	Hermetic DIP	Standard	C2111	C2111-2	C2111-1 AM9111ADC	AM9111BDC	AM9111CDC	AM9111DDC			
		Low			AM91L11ADC	AM91L11BDC	AM91L11CDC				
	Hermetic DIP	Standard			AM9111ADM	AM9111BDM	AM9111CDM				
5°C to +125°C	Hermetic DIP	Low			AM91L11ADM	AM91L11BDM	AM91L11CDM				
5 C to +125 C		Standard			AM9111AFM	AM9111BFM					
	Hermetic Flat Pack	Low	-		AM91L11AFM	AM91L11BFM					

Am9111/Am91L11/Am2111 Family

MAXIMUM RATINGS above which the useful life may be impaired

Storage Temperature	−65°C to +150°C
Ambient Temperature Under Bias	-55°C to +125°C
VCC With Respect to VSS, Continuous	-0.5 V to +7.0 V
DC Voltage Applied to Outputs	−0.5 V to +7.0 V
DC Input Voltage	0.5 V to +7.0 V
Power Dissipation	1.0W

Am9111PC, A		= 0°C to +70°C = +5.0V ±5%		Am9	9111/ 91L11 nily		2111 nily	
Parameters	Description	Te	st Conditions	Min.	Max.	Min.	Max.	Units
	0		I _{OH} = -200μA	2.4				1/-14-
У ОН	Output HIGH Voltage	V _{CC} = MIN.	$I_{OH} = -150\mu A$			2.2		Volts
			I _{OL} = 3.2mA		0.4			Volts
VOL	Output LOW Voltage	V _{CC} = MIN.	I _{OL} = 2.0mA				0.45	Voits
V _{IH}	Input HIGH Voltage			2.0	Vcc	2.2	Vсс	Volts
VIL	Input LOW Voltage			-0.5	0.8	-0.5	0.65	Volts
ILI	Input Load Current	V _{CC} = MAX., 0V ≤ V _{IN} ≤ 5	5.25V		10		10	μА
			1 1/			i	4-	

				Am9111A/B		50		
loos			T _A = 25°C	Am9111C/D/E		55	60	ĺ
ICC1			1A 23 0	Am91L11A/B		31	60	ĺ
		Data out open		Am91L11C]	34	, I	١
	Power Supply Current	V _{CC} = Max. V _{IN} = V _{CC}		Am9111A/B		55		mA
lass		VIN VCC	- °° 0	Am9111C/D/E		60	ı	
ICC2			T _A = 0°C	Am91L11A/B		33	70	
i				Am91L11C		36		

ELECTRICAL CHARACTERISTICS

I/O Leakage Current

Am9111DM, Am9111FM Am91L11DM, Am91L11FM

ILO

 $T_A = -55^{\circ}C \text{ to } +125^{\circ}C$ $V_{CC} = +5.0V \pm 10\%$

VCE = VIH

Am9111/ Am91L11 Family

Parameters	Description	Test Conditions				Max.	Units
V	Output HIGH Voltage	1	V _{CC} = 4.75V		2.4		
V он	Output HIGH Voltage	$V_{CC} = 4.5V$					Volts
V _{OL}	Output LOW Voltage	V _{CC} = MIN., I _O	L = 3.2mA			0.4	Volts
VIH	Input HIGH Voltage				2.0	Vcc	Volts
VIL	Input LOW Voltage				-0.5	0.8	Volts
ILI	Input Load Current	V _{CC} = MAX., 0V ≤ V _{IN} ≤ 5.5V				10	μА
lı o	I _{LO} Output Leakage Current	V _{CE} = V _{IH}			10		
1 .50		, CE VIA	V _{OUT} = 0.4V		-10	μΑ	
				Am9111A/Am9111B		50	
I _{CC1}			T _A = 25°C	Am9111C		55]
1001			ТД - 23 С	Am91L11A/Am91L11B		31	
	Danier Complex Comment	Data out open V _{CC} = Max.		Am91L11C	1	34	
	Power Supply Current	V _{IN} = V _{CC}		Am9111A/Am9111B		60	mA
1		110 00	T - FE°C	Am9111C		65]
1CC3			T _A = -55°C	Am91L11A/Am91L11B		37	1
				Am91L11C		40	1

CAPACITANCE

Parameters	Description	Test Conditions		Тур.	Max.	Units
CIN	Input Capacitance, V _{IN} = 0V		Am2111	4.0	8.0	
JIN	mput Capacitance, VIN - UV	T = 25°0 6 = 4 = 11=	Am9111/Am91L11	3.0	6.0	pF
COUT	Output Capacitance, VOLIT = 0V	$T_A = 25^{\circ}C$, $f = 1 \text{ mHz}$	Am2111	10	15	
001	Output Capacitance, VOUT - 0V		Am9111/Am91L11	8.0	11	pF

SWITCHING CHARACTERISTICS over operating temperature and voltage range

150

750

900

50

700

150

400

550

50

400

100

Output Load = 1 TTL Gate + 100pF Transition Times = 10ns

t_{AW}

twp

tcw

twR

tow

 $T_A = 0 \text{ to } 70^{\circ}\text{C}$

 $T_A = -55 \text{ to } +125^{\circ}\text{C}$

 $V_{CC} = +5V \pm 5\%$ $V_{CC} = +5V \pm 10\%$

Input Levels, Output References = 0.8V and 2.0V

		21	111	21	11-2	21	11-1		11A .11A		11B 11B		11C .11C	91	11D	
Parameters	Description	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Units
t _{RC}	Read Cycle Time	1000		650		500		500		400		300		250		ns
t _A	Access Time		1000		650		500		500		400		300		250	ns
tco	Chip Enable to Output ON Delay (Note 1)		800		400		350		200		175		150		125	ns
t _{OD}	Output Disable to Output ON Delay		700		350		300		175		150		125		100	ns
^t он	Previous Read Data Valid with Respect to Address Change	0		0		0		40		40		40		30		ns
t _{DF1}	Output Disable to Output OFF Delay	0	200	0	150	0	150	5.0	125	5.0	100	5.0	100	5.0	75	ns
t _{DF2}	Chip Enable to Output OFF Delay	0	200	0	150	0	150	10	150	10	125	10	125	10	100	ns
twc	Write Cycle Time	1000		650		500		500		400		300		250		ns

100

300

400

50

280

100

0

175

175

0

150

0

0

150

150

0

125

0

0

125

125

0

100

0

0

100

100

0

85

0

ns

ns

ns

ns

ns

ns

Input Data Hold Time 100 t_{DH} ote: 1. Both CE1 and CE2 must be LOW to enable the chip.

Address Set-up Time


Chip Enable Set-up Time

Write Pulse Width

Address Hold Time


Input Data Set-up Time

(Note 1)



CONNECTION DIAGRAM Top View

Flat Package



Pin 1 is marked for orientation.

MOS-353

DEFINITION OF TERMS

FUNCTIONAL TERMS

CE1, CE2 Chip Enable Signals. Read and Write cycles can be executed only when both CE1 and CE2 are LOW.

WE Active LOW Write Enable. Data is written into the memory if WE is LOW and read from the memory if WE is HIGH.

Static RAM A random access memory in which data is stored in bistable latch circuits. A static memory will store data as long as power is supplied to the chip without requiring any special clocking or refreshing operations.

N-Channel An insulated gate field effect transistor technology in which the transistor source and drain are made of N-type material, and electrons serve as the carriers between the two regions. N-Channel transistors exhibit lower thresholds and faster switching speeds than P-Channel transistors.

SWITCHING TERMS

 $t_{\mbox{\scriptsize OD}}$ Output enable time. Delay time from falling edge of OD to output on.

t_{RC} Read Cycle Time, The minimum time required between successive address changes while reading.

t_A Access Time. The time delay between application of an address and stable data on the output when the chip is enabled.

 t_{CO} Access Time from Chip Enable. The minimum time during which the chip enable must be LOW prior to reading data on the output.

 $t_{\mbox{OH}}$ Minimum time which will elapse between change of address and any change of the data output.

 $t_{\mbox{\footnotesize{DF1}}}$ Time delay between output disable HIGH and output data float.

 $\ensuremath{t_{DF2}}$ Time delay between chip enable OFF and output data float.

twc Write Cycle Time. The minimum time required between successive address changes while writing.

 t_{AW} Address Set-up Time. The minimum time prior to the falling edge of the write enable during which the address inputs must be correct and stable.

 $t_{\mbox{\footnotesize{WP}}}$ The minimum duration of a LOW level on the write enable guaranteed to write data.

 t_{WR} Address Hold Time. The minimum time after the rising edge of the write enable during which the address must remain steady.

t_{DW} Data Set-up Time. The minimum time that the data input must be steady prior to the rising edge of the write enable.

 $t_{\mbox{\footnotesize{DH}}}$ Data Hold Time. The minimum time that the data input must remain steady after the rising edge of the write enable.

 t_{CW} Chip Enable Time during Write. The minimum duratior of a LOW level on the Chip Select prior to the rising edge of \overline{WE} to guarantee writing.

POWER DOWN STANDBY OPERATION


The Am9111/Am91L11 Family is designed to maintain storage in a standby mode. The standby mode is entered by lowering V_{CC} to around 1.5–2.0 volts (see table and graph below). When the voltage to the device is reduced, the storage cells are isolated from the data lines, so their contents will not change. The standby mode may be used by a battery operated backup power supply system, or, in a

large system, memory pages not being accessed can be placed in standby to save power. A standby recovery time must elapse following restoration of normal power before the memory may be accessed.

To ensure that the output of the device is in a high impedance OFF state during standby, the chip select should be held at V_{IH} or V_{CES} during the entire standby cycle.

STANDBY OPERATING CONDITIONS OVER TEMPERATURE RANGE

Parameters	Description	Test	Test Conditions				Max.	Units
V _{PD}	V _{CC} in Standby Mode				1.5			
			V _{PD} = 1.5V	Am91L11		11	25	
		$T_A = 0^{\circ}C$	1 100 1.01	Am9111		13	31	mA
I _{PD}		All Inputs = V _{PD}	V _{PD} = 2.0V	Am91L11		13	31	
	I _{CC} in Standby Mode		170 2.00	Am9111		17	41	
		T _A = -55.°C All Inputs = V _{PD}	V _{PD} = 1.5V	Am91L11		11	28	
			1 1 1 1 1 1 1 1 1	Am9111		13	34	
			V _{PD} = 2.0V	Am91L11	13		34	mA
			Am9111		17	46	1	
dv/dt	Rate of Change of V _{CC}			•			1.0	V/µs
tR	Standby Recovery Time				^t RC			ns
t _{CP}	Chip Deselect Time		-		0			ns
V _{CES}	CE Bias in Standby				V _{PD}			Volts



Am9111/Am91L11/Am2111 Family


Am9111 FAMILY - APPLICATION INFORMATION


These memory products provide all of the advantages of AMD's other static N-channel memory circuits: +5 only power supply, all TTL interface, no clocks, no sensing, no refreshing, military temperature range available, low power versions available, high speed, high output drive, etc. In addition, the Am9111 series features a 256 x 4 organization with common pins used for both Data In and Data Out signals.

This bussed I/O approach cuts down the package pin count allowing the design of higher density memory systems. It also provides a direct interface to bus-oriented systems, eliminating bussing logic that could otherwise be required. Most microprocessor systems, for example, transfer information on a bidirectional data bus. The Am9111 memories can connect


directly to such a processor since the common I/O pins act as a bidirectional data bus.

The Output Disable control signal is provided to prevent signal contention for the bus lines, and to simplify tri-state bus control in the external circuitry. If the chip is enabled and the output is enabled and the memory is in the Read state, then the output buffers will be impressing data on the bus lines. At that point, if the external system tries to drive the bus with data, in preparation for a write operation, there will be conflict for domination of the bus lines. The Output Disable signal allows the user direct control over the output buffers, independent of the state of the memory. Although there are alternative ways to resolve the conflict, normally Output Disable will be held high during a write operation.






Typical t_A Versus
Ambient Temperature



Typical t_A Versus C_L



MOS-355