



AU6860C USB HOST MP3 DECODER SOC

USB Host MP3 Decoder SOC

Rev0.1

DISCLAIMER

All information and data contained in this document are without any commitment, are not to be considered as an offer for conclusion of a contract, nor shall they be construed as to create any liability. Any new issue of this document invalidates previous issues. Product availability and delivery are exclusively subject to our respective order confirmation form; the same applies to orders based on delivered development samples delivered. By this publication, Shanghai Mountain View Silicon Technology Co., Ltd. (“MVSILICON”) does not assume responsibility for patent infringements or other rights of third parties that may result from its use.

No part of this publication may be reproduced, photocopied, stored in a retrieval system, or translated in any form or by any means, electronic, mechanical, manual, optical, or otherwise, without the prior written permission of Shanghai Mountain View Silicon Technology Co., Ltd.

Shanghai Mountain View Silicon Technology Co., Ltd. assumes no responsibility for any errors contained herein.



Revision History

Date	Revision	Description
	V0.1	Initial

Contents

Revision History	iii
Contents.....	iv
Figures	v
Tables.....	vi
1. Overview.....	1
1.1 Features	1
1.2 Chip Architecture	2
2. System Application	3
3. Pin Description	4
3.1 Pin Description	4
4. Package.....	5
4.1 Package Diagram.....	5
4.2 Package Dimension Parameter	6
5. Electrical Specification	7
5.1 Absolute Maximum Ratings (Note 1).....	7
5.2 Recommended Operating Conditions	7
5.3 Electrical Characteristics	7
5.4 Audio Performance	7

Figures

Figure 1 AU6860C Functional Block Diagram.....	2
Figure 2 MP3 Audio System	3
Figure 3 Package Diagram (LQFP48-7x7mm / TOP View)	5
Figure 4 LQFP48-7x7mm Package Dimension Parameter.....	6

Tables

Table 1 Pin Description.....	4
Table 2 Absolute Maximum Ratings	7
Table 3 Recommended Operating Conditions.....	7
Table 4 Electrical Characteristics.....	7
Table 5 Audio Performance.....	7



1. Overview

A highly integrated SOC for MP3 player, AU6860C integrates MCU, MP3 decoder, OTG, SD/MMC card controller, SARADC, Audio DAC, RTC, LCD driver and an IR decoder in a single chip. Compared with traditional flash-MP3 player, AU6860C offers low cost, low power consumption, flexible and more powerful host MP3 player solution.

1.1 Features

- | Enhanced 8051, up to 10 times faster than standard 8051
- | OTG 2.0 full-speed controller
- | SD/MMC card controller
- | Support MP3 decode
- | Embedded sound equalizer
- | Support tag format ID3v1 and ID3v2.4
- | Support FAT16/FAT32 file system
- | Embedded 18-bit Audio CODEC
- | Support auxiliary audio input
- | Support FM audio input
- | Embedded SARADC for peripheral controls
- | Embedded segment LCD driver
- | Embedded RTC
- | Support IR Remote control
- | GPIO for various purposes
- | Embedded LDO
- | Embedded Power-on-Reset
- | Embedded 32KB OTP for program code storage



1.2 Chip Architecture




Figure 1 AU6860C Functional Block Diagram

2. System Application

I MP3 audio system




Figure 2 MP3 Audio System

3. Pin Description

AU6860C is a CMOS device. Floating level on input signals causes unstable device operation and abnormal current consumption. Pull-up or Pull-down resistors should be used appropriately for input or bidirectional pins.

Notation	Description
I	Input
O	Output
I/O	Bidirectional
PWR	Power
GND	Ground

3.1 Pin Description

Table 1 Pin Description

Pin name	Pin #	Type	Description
USB interface pins			
USB_DP	14	I/O	USB Function D+ bus
USB_DM	13	I/O	USB Function D- bus
Audio CODEC interface pins			
DAC_R	39	AO	audio right channel output
DAC_L	40	AO	audio left channel output
DACVMID	38	AI	Internal voltage reference
DAC_AUX_R	41	AI	AUX right channel in
DAC_AUX_L	42	AI	AUX left channel in
GPIO/MCU IO pins			
GPIO_A[1:0]	31:30	I/O	GPIO PORT, bank A
GPIO_A[2]	12	I/O	GPIO PORT, bank A
GPIO_A[3]	8	I/O	GPIO PORT, bank A
GPIO_A[4]	11	I/O	GPIO PORT, bank A
GPIO_A[5]	9	I/O	GPIO PORT, bank A
GPIO_A[7:6]	44:43	I/O	GPIO PORT, bank A
GPIO_B[3:0]	29:26	I/O	GPIO PORT, bank B
GPIO_B[7:4]	5:2	I/O	GPIO PORT, bank B
GPIO_C[2:0]	34:32	I/O	GPIO PORT, bank C
GPIO_D[1:0]	7:6	I/O	GPIO PORT, bank D
GPIO_D[7:2]	25:20	I/O	GPIO PORT, bank D
GPIO_E[3:0]	45:48	I/O	GPIO PORT, bank E
CLK pins			
XIN	18	I	12MHz Crystal oscillator input for PLL

XOUT	19	O	12MHz Crystal oscillator output for PLL
Power/Ground pins			
IOVDD	15 35	PWR	power for IO
COREVDD	17	PWR	power for core
DVSS	1	GND	ground for digital
LDOIN	16	PWR	LDO power in
DACVDD	36	PWR	power for DAC
DACVSS	37	GND	ground for DAC
MISC pins			
NC	10		Floating and don't care

4. Package

4.1 Package Diagram




Figure 3 Package Diagram (LQFP48-7x7mm / TOP View)



4.2 Package Dimension Parameter




Figure 4 LQFP48-7x7mm Package Dimension Parameter

5. Electrical Specification

5.1 Absolute Maximum Ratings (Note 1)

Table 2 Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit
Storage Temperature	TEMP_STG	-65 to 150	C

5.2 Recommended Operating Conditions

Table 3 Recommended Operating Conditions

Parameter	Symbol	Min	Typ	Max	Unit
Power Supply Voltage (LDO)	VCC_LDO	3.35		5	V
IO Input Voltage	VIN	0		3.6	V
IO Input Voltage (GPIO_C2)	VIN	0		5.5	V
Operating Free Air Temperature	TEMP_OPR	-40		85	C

5.3 Electrical Characteristics

Table 4 Electrical Characteristics

Symbol	Parameter	Condition	Min	Typ	Max	Unit
VIH	Input High Voltage		1.6		3.6	V
VIL	Input Low Voltage		-0.3		1.4	V
VOH	Output high voltage	@IOH=2mA	3.0			V
VOL	Output low voltage	@IOL=2mA			0.3	V
IL	Input leakage current		-10		10	uA
P_PLAY current	Current consumption when playing	Playing mode		25		mA

5.4 Audio Performance

Table 5 Audio Performance

Characteristics	Min	Typ	Max	Unit
Frequency Response 20Hz ~ 20KHz		<0.5		DB
THD+N(1KHz out = 800mv rms)		0.1%		%
S/N (1KHz out = 800mv rms)		75		DB
L/R Channel Difference		0		DB
L/R Channel Separation		75		DB
DAC WITH 32OHM Loading OUT POWER		>20		MW

Note:

1. “Absolute Maximum Ratings” are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits.



Contact Information

Shanghai Mountain View Silicon Technology Co Ltd

Shanghai Headquarter:

Room 602,Building Y2,No.112 Liangxiu Road,Pudong,
Shanghai, P.R. China

Zip code: 201203

Tel: 86-21-68549851/68549853/68549857/61630160

Fax: 86-21-61630162

Shenzhen Sales & Technical Support Office:

Suite 6A Olympic Plaza, Shangbao Road, Futian District,
Shenzhen, Guangdong, P.R. China

Zip code: 518034

Tel: 86-755-83522955

Fax: 86-755-83522957

Email: support@mvsilicon.com

Website: <http://www.mvsilicon.com>