


Features

- **Dual-Port Nonvolatile Memory - RFID and Serial Interfaces**
- **Two-Wire Serial Interface:**
 - Compatible with a Standard AT24C08 Serial EEPROM
 - Programmable Access Protection to Limit Reads or Writes from Either Port
 - Lock/Unlock Function, Coil Connection Detection
- **RFID Interface:**
 - 125 kHz Carrier Frequency for Long Range Access
 - 2-Wire Connection to External Coil Antenna and Tuning Capacitor
 - Multi-tag Management to Handle Several Tags in the Field at Once
 - 11 RFID Commands for Tag Control and Memory Read/Write
 - Ultra Low Power Single bit Write - 20 μ A
- **Highly-Reliable EEPROM Memory**
 - 8K bits (1K bytes), Organized as 8 Blocks of 128 Bytes Each
 - 16-Byte Page Write, 10ms Write Time
 - 10 Years Retention, 100K Write Cycle Endurance
- -40°C to +85°C Operation, 2.4V to 5.5V Supply, 8 Lead JEDEC SOIC Package

Description

The AT24RF08 functions as a dual access EEPROM, with both a wired serial port and a wireless RFID port used to access the memory. Access permissions are set from the serial interface side to isolate blocks of memory from improper access. The RFID interface can be powered solely from the attached coil permitting remote reads and writes of the device when V_{CC} is not applied.


Block Diagram



Pin Configurations

Pin Name	Function
L1	Coil Connection
L2	Coil Connection
PROT	Protection Input
GND	Ground
SDA	Serial Data, Open Drain I/O
SCL	Serial Clock Input
WP	Write Protect Input
VCC	Supply: 2.4V - 5.5V

8-Pin SOIC



Asset Identification EEPROM

AT24RF08

Rev. 1072D - 08/98





General Overview

The AT24RF08 is intended to be pin compatible with standard serial EEPROM devices except for pins 1, 2 and 3, which are address pins in the standard part. Other exceptions to the AT24C08 Serial EEPROM data sheet are noted in the “Serial EEPROM Exceptions” section later in this document. Connection of an external coil antenna and optional tuning capacitor, normally via a two conductor wire, is all that is required to complete the RFID hardware requirements.

Throughout this document, the term “reader” is defined as the base station that communicates with the chip. Under all expected conditions, it actually serves as both a reader and writer. The term ‘tag’ is used to indicate the chip when operating as an RFID transponder with the coil attached.

All bits are sent to or read from the device, most significant bit first, in a manner consistent with the AT24C08 Serial EEPROM. The bit fields in this document are correspondingly listed with the MSB on the left and the LSB on the right.

EEPROM Organization

The EEPROM memory is broken up into 8 **blocks** of 1K bits (128 bytes) each. Within each block, the memory is physically organized into 8 **pages** of 128 bits (16 bytes) each. In some instances, accesses take place on a 32-bit (4 byte) **word** basis. In addition to these 8K bits, there are two more 128-bit pages that are used to store the access protection and ID information. There are a total of 8448 bits of EEPROM memory available on the AT24RF08.

Access protection (both read and write) is organized on a block basis for blocks 1 through 7 and on a page and block basis for block 0. Protection information for these blocks and pages is stored in one of the additional pages of EEPROM memory that is addressed separately from the

main data storage array. See the “Access Protection” section on Page 3, for more details.

The ID value (see “ID Configuration” on page 7) is located in the ID page of the EEPROM, the second of the additional 16 byte pages.

Writes from the serial port may include from one to 16 bytes at a time, depending on the protocol followed by the bus master. Accesses to the EEPROM from the RFID port are on either a word (32 bits) or page (128 bits) basis only. All page accesses must be properly aligned to the internal EEPROM page.

The EEPROM memory offers 100,000 write cycle endurance, with 10 year data retention. Writes from the serial port take less than 10 ms to complete, while writes from the RFID port are timed from the carrier and take 8.2 ms to complete.

After manufacturing, all EEPROM bits within the device will be set to a value of 1 and the tamper bit will be set to 0.

Device Access

The third device address bit in the two wire protocol that is usually matched to A_2 (pin 3) on a standard AT24C08 serial EEPROM is internally connected high, so device addresses A8 through AF (hex) are used to access the memory on the chip. The general command encoding used by the serial port for EEPROM accesses is shown below in Device Access Examples, where B_{2-0} is the block number, P_{2-0} is the page number within the block and A_{3-0} is the byte address within the page. Bits denoted as “x” are ignored by the device.

The PROT pin is used as a power good signal. When this pin is low, the serial port is held in reset and all sticky bits are set to one. When high, activity on the serial bus is permitted.

Device Access Examples

For Write Operations:

1 0 1 0 1 $B_2 B_1 0$ $B_0 P_2 P_1 P_0 A_3 A_2 A_1 A_0$ $D_7 D_6 D_5 D_4 D_3 D_2 D_1 D_0$...

For Read Operations:

1 0 1 0 1 X X 1 $D_7 D_6 D_5 D_4 D_3 D_2 D_1 D_0$...

Access Protection

All access protection bits are stored on a separate page of the EEPROM that is not accessed using the normal commands of an AT24C08 memory. See the “Access Protection Page” section on page 5, for more detail on this information.

The RFID Access (RF) fields in the Access Protection Page determines whether or not the corresponding block within the memory can be read or written via the RFID interface. If an illegal command is attempted, the command will be aborted. The MSB, if clear, prohibits all accesses from the RFID port, and the LSB if clear prohibits writes from the RFID port. The fields are stored in the EEPROM and organized as follows:

RFID Access Fields (RF)

MSB	LSB	Function
0	0	No accesses permitted from RFID port
0	1	No accesses permitted from RFID port
1	0	Reads only from the RFID port
1	1	No restrictions for RFID accesses

The Protection Bits (PB) fields in the Access Protection Page determine what type of accesses will be permitted via the serial port for each of the blocks on the chip. If an illegal access is attempted, the command will be NACK'ed. The MSB, if clear, prohibits all accesses to the block, and the LSB if clear prohibits writes. The fields are stored in the EEPROM and are organized as follows:

Protection Bits (PB)

MSB	LSB	Function
0	0	No accesses permitted in the block
0	1	No accesses permitted in the block
1	0	Read only, writes cause a NACK
1	1	Read/write - No access constraints for data within this block

Accessed within the Access Protection Page is an individual CMOS Sticky Bit (SB) for each of the 8 blocks on the device. When the value of the sticky bit is 0, the

Protection Bits (PB) for the corresponding block may not be changed via the software. These bits are all set to one when power is removed or when the PROT pin is low. These sticky bits may be written only to a 0, via the serial interface using the standard serial write operations. Reading the sticky bits does not affect their state.

Because access permissions are set individually for each of the blocks, all reads via the serial port will only read bytes within the block that was specified when the current address was latched into the device (with a write command). The block address bits (B_2 or B_1) that are sent with the write command are ignored on a read command.

After the read of the last byte within a block, the internal serial address wraps around to point at the beginning of that block. After the write of the last byte in a page, the internal address is wrapped around to point to the beginning of that page. If more than 16 bytes are sent to the device with a write command, the data written to any overlapping bytes will be corrupted.


In any event, if the WP pin is high, all write operations are prohibited from the serial port, although write commands may be used to set the address for a subsequent read command.

Block 0 Write Protection Bits

The AT24RF08 provides a mechanism to divide block 0 into eight 128-bit (16 byte) pages that can be individually protected against writes from either port. These eight write protection (WP) bits are stored within a byte of the access protection page, and are organized such that the LSB protects the first 128 bits and so on. If a bit in this byte is set to a one and the PB_0 field is set to 11, then writes are permitted on the page corresponding to the WP bit. If the WP bit is set to a 0 or the PB_0 is any value other than 11, then writes are not permitted in that page.

The Write Protection hierarchy is shown on the following page. In this drawing the bits in boxes to the left of the arrows control whether or not the data in the boxes to the right of the arrows can be written. Read access control is not shown in this diagram. Addresses listed in this diagram are for the serial port assuming that the R/W bit in the command byte is set to 0.

Write Protection Flow



There is no individual page Write Protection for any other block other than block 0 within the device. Within the remaining blocks on the chip, access permissions are controlled on a block basis (PB or RF bits) or full chip basis (WP pin) only.

EEPROM Tamper Latch

There is an additional EEPROM tamper latch that can be set from the RFID port and reset from the serial port of the device. Resetting this bit from the serial port takes less than 10 ms. Setting of this bit from the RFID side takes about 6.2 ms, but requires less than 20 μ A of current. See “RFID Command” on page 8.

Access to this tamper bit from the serial interface is via the LSB of the tamper byte of the access protection page. See “Access Protection Page” below. The bit can only be set to 0, via the serial port, attempts to write it to a value of one are ignored.

Access Protection Page

The serial port may be used to read and write the Access Protection Page (APP) and the ID Page using a device access code of 1011 (B hex) instead of the normal value of 1010 (A hex). The page address bits should be set to 0 and the A2 bit in the device address field should be a 1. The least significant 4 bits of the byte address are then used to read and/or write the desired bytes in the two pages, while A₄ is used to select between the APP (A₄ = 0) and ID page (A₄ = 1).

Reads and writes to these two pages may take place on a single byte basis only. Operation of the device is undefined if a multi byte access is attempted.

Bytes 0 through 7 contain 8 identical sets of protection control bits (PB₀ - PB₇) for each of the eight blocks of memory on the chip, which operate according to the table listed in the “Access Protection” section. While the sticky bit in one of these bytes is set, the protection control bits in the same byte may be read and written by the system. Once a sticky bit is reset (written to 0) by the software, the byte containing it can no longer be modified by the software until the next power cycle. These bytes can always be read by the system. Bits 0 through 6 of these bytes are stored in

EEPROM memory and do not change when the power is cycled or the PROT pin changes state.

Byte 8 contains another PB field (PB_{AP}) as bits 0 and 1 and an additional sticky bit (SB_{AP}) as bit 7. The value of the PB_{AP} bits controls read and write access to the last 7 bytes (#9-15) of the APP and all 16 bytes of the ID page according to the encoding listed in the “Access Protection” section above. The value of the PB_{AP} bits can only be changed (via writes from the serial port) when SB_{AP} is high. This byte can always be read by the system. Bits 0 through 6 of this byte are stored in EEPROM memory and do not change when the power is cycled or the PROT pin changes state.

Byte 9 contains the 8 block 0 write protection bits (WP) for each page within block 0.

Byte 10 is the tamper byte, and the LSB of this byte can be used to determine if the “set tamper” command had been executed from the RFID port. This bit can be reset in software via the serial port by writing a 0 to it.

Byte 10 also contains the coil detection control. This feature is intended to permit the system to determine if a coil is connected to the pins. It works by driving a small current through the coil pins and determining if there is a low resistance between them. To enable this, the Detect Enable (DE) bit should be set to a 1. After a delay of at least 200 μ s, the Detect Coil (DC) bit is then read, and a 1 indicates that a coil is present.

Note that the RFID interface may not function properly when the DE bit is set to a 1, and so the software should ensure that it is always written to a 0 when the coil detection sequence has completed. The DE bit is automatically reset to a 0 upon power-up or when PROT is held low, but is not timed out internally by the device.

When the DE bit is low, the value of the DC bit will default to a high state. This does *not* indicate the presence of a coil, as the state of the DC bit is only valid when the DE bit is high.

Bytes 11 through 14 are currently reserved and should not be used by the system. Byte 14 may not be written by the device (via either interface) at any time.

As an example, the bit encoding for single byte read and write commands are shown below.

APP Write Example:

1 0 1 1 1 0 0 0 0 0 0 A₄ A₃ A₂ A₁ A₀ D₇ D₆ D₅ D₄ D₃ D₂ D₁ D₀

APP Read Example:

1 0 1 1 1 0 0 1 D₇ D₆ D₅ D₄ D₃ D₂ D₁ D₀



Byte 15 contains device revision information. It is set at the wafer production facility and cannot be changed in the field, so any write to this byte will be ignored. The least significant three bits will be used to show the production revision for the part. The next three bits will be used to denote the option set chosen and the most significant two bits describe the basic functionality of the device. The value of this byte is 01 001 100, or 4C (hex).

The memory map for the access protection page is shown in the table below. In this table, an x means that the value is a don't care upon writing and that it is undefined upon reading. The RF and PB fields are all two bits wide, and the Device Revision field is 8 bits wide. All other fields are one bit wide.

APP Memory Map

Address	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0	SB ₀	x	RF ₀		x	x	PB ₀	
1	SB ₁	x	RF ₁		x	x	PB ₁	
2	SB ₂	x	RF ₂		x	x	PB ₂	
3	SB ₃	x	RF ₃		x	x	PB ₃	
4	SB ₄	x	RF ₄		x	x	PB ₄	
5	SB ₅	x	RF ₅		x	x	PB ₅	
6	SB ₆	x	RF ₆		x	x	PB ₆	
7	SB ₇	x	RF ₇		x	x	PB ₇	
8	SB _{AP}	x	x	x	x	x	PB _{AP}	
9	WP7	WP6	WP5	WP4	WP3	WP2	WP1	WP0
10	DE	DC	x	x	x	x	x	Tamper
11	<i>reserved</i>							
12	<i>reserved</i>							
13	<i>reserved</i>							
14	<i>reserved</i>							
15	Device Revision							

With the exception of the 9 sticky bits (SB) and the two coil detect bits (DE and DC), all bits within the Access Protection Page are stored in EEPROM memory. Their state does not change if power is removed or when the PROT pin is held low.

The following page of memory (accessed with A₄ = 1) contains the ID field transmitted by the device from the RFID port. Bytes within it are accessed via a device address byte of B8 / B9 (write / read, hex) and a byte address of 10 through 1F (hex). Reading and writing to this page is permitted only when the corresponding action is permissible on the upper section of the access protection page. The least significant three bits of the first byte should vary to optimize multiple tag performance.

The AT24RF08 will acknowledge all device addresses of B8 or B9 (hex). If the most significant three bits of the word address are not all 0 (indicating an address outside the Access Protection and ID pages), operation of the device is not specified. It may either NACK some of these combinations or perform an undefined EEPROM read/write.

Other than setting the tamper bit via the RFID commands or reading the ID field when so directed, there is no way for the RFID port to directly read or write the access protection page or the ID page.

Serial EEPROM Exceptions

In general, the two-wire serial interface on the AT24RF08 functions identically to the AT24C08. The following exceptions exist, as noted elsewhere within this document.

- Pins 1, 2 and 3 have a different usage.
- Access to various blocks may be restricted via the access protection circuitry.
- The two block address bits (B2 and B1) in the command byte are ignored with all read commands. They are set only via the write command.
- Multi-byte reads do not cross block boundaries, but instead wrap to the beginning of the block.
- Operation of the serial bus at 400 kHz is not guaranteed.
- Maximum operating voltage is 5.5V, maximum operating temperature is 85°C.
- The serial port will be reset whenever the PROT pin is low.
- If a multi byte read is in progress when an RFID write starts, all data will be read as all 1s until the write completes, which will be within the next 8ms.
- Under some circumstances, subsequent bytes within a multi-byte read may have their data returned as all 1s to the serial port if a read is simultaneously requested from the RFID port.
- If more than 16 bytes are written to the EEPROM with a page write, overlapping bytes will have their values corrupted.
- If V_{CC} is 0V, the device draws current on the SDA and SCL pins when they are brought above 0V.

RFID Port Operation

The AT24RF08 includes a powerful and flexible RFID communications port that permits moving data into or out of the device through a simple coil antenna. Features include automatic serial number transmission as well as commands for explicit reads and writes to specified locations within the EEPROM. Special capability has been added to permit a tag to be individually identified and selected when it is within the field at the same time as the other tags.

The general strategy for implementing multiple tags within the field is as follows:

Upon power-up, the tag waits a random period of time and then transmits, as a header, a fixed pattern that occupies four bit times. The value of each half-bit time is fixed at the pattern 01 11 11 10. (this is interpreted as one half-bit time with no modulation, 3 bit times of modulation and another half bit time of no modulation).

Within the following listening window, the tag must receive an acknowledge pulse from the reader. See the “Listening Window” section for restrictions on this transmission.

If the tag does not see an acknowledge pulse during the specific time within the listening window, but sees an acknowledge pulse or command issued by the reader to

another tag, it goes into an infinite listening window until the other tag is complete with its transaction.

If the tag does not see an acknowledge pulse or command from the reader at any time, it will wait for a random length of time before transmitting its four bit header again.

If it does receive this acknowledge pulse during the specific time, then it will continuously transmit its complete ID (defined below) with a three bit listening window between frames, until a command is received from the reader.

After the ID has been properly received by the reader, the tag will expect to receive a command from the reader during the three bit listening window between ID frames. One possible command is to set the QUIET bit, causing the device to remain idle until the next power down or global command. Remaining tags will then follow the same procedure until each has its QUIET bit set.

ID Configuration

After the chip's header field has been acknowledged, the chip will transmit as its ID number, the first 12 EEPROM bytes in the ID page, starting with byte 0. This transmission will start 1664 μ s after the end of the header transmission. See “RFID Acknowledge Timing” on page 16.

This ID transmission will be preceded by a single start bit that has a logical value of 1, and terminated by a single stop bit that has a logical value of ‘0’. These start and stop bits bracket each page or block of data transmitted by the device as a result of a read or write command.

After transmission of the ID frame, the device will delay transmission during a 3 bit listening window to listen for a command to be initiated before repeating the ID transmission again. Commands sent to selected tags must be initiated during the middle bit time within this listening window, as per the “Listening Window ” section on page 9.

If a write is taking place to the EEPROM from the serial port, the device will transmit to the reader a logical 0 in place of the ID value until that write completes. If a write from the serial port has started before the command is issued by the reader, then the command will be aborted and the 4 bit header sent. If a serial port write starts after a read command has commenced, then a 0 will be transmitted to the reader during the time that the EEPROM is busy with the write. In some cases, reads from the serial port will also cause data to temporarily be read as 0's.

Non EEPROM aspects of the RFID port operation, including setting of the tamper bit, will take place normally regardless of the actions on the serial port. Operation of the RFID port does not depend on the state of any pin or the state of any sticky bits, as power to the chip may not be applied via the VCC pin, when such operations are taking place.



RFID Commands

The explicit commands implemented in this tag permit the reader/writer to directly access individual areas within the memory array and are encoded as follows. In all cases below, “C₁ C₀” represents the two bit error detection field (see “Error Detection” on page 11) for the command that is used to prevent improper command execution.

For all commands, the first three bits transmitted (b₁₀ - b₈) form a three bit unique command initiation pattern (CIP)

that allows the transponder to be synchronized with the reader / writer. The middle bit of this pattern (signified by ‘e’ for error in the table below) is an entire bit time of no modulation, which is a Manchester error. The entire command initiation pattern consists of ½ bit time of modulation followed by two bit times of no modulation followed by ½ bit time of modulation.

RFID Commands

b ₁₀	b ₉	b ₈	b ₇	b ₆	b ₅	b ₄	b ₃	b ₂	b ₁	b ₀	Meaning
0	e	1	B ₂	B ₁	B ₀	0	0	0	C ₁	C ₀	Set Block Address Latch (BL) to B
0	e	1	P ₂	P ₁	P ₀	0	1	0	C ₁	C ₀	Set Page Address Latch (PL) to P
0	e	1	P ₂	P ₁	P ₀	1	0	1	C ₁	C ₀	Write Page P in Block BL (followed by 128 bits of data)
0	e	1	P ₂	P ₁	P ₀	0	0	1	C ₁	C ₀	Read Page P in Block BL (followed by 128 bits of data)
0	e	1	W ₁	W ₀	0	1	1	1	C ₁	C ₀	Write Word W, Page PL, Block BL (32 bits of data)
0	e	1	W ₁	W ₀	0	0	1	1	C ₁	C ₀	Read Word W, Page PL, Block BL (32 bits of data)
0	e	1	0	1	0	1	1	0	C ₁	C ₀	Disable Chip Until Power Down (set QUIET bit)
0	e	1	1	0	1	1	1	0	C ₁	C ₀	Global Reset QUIET bit
0	e	1	1	1	0	1	1	0	C ₁	C ₀	Set EEPROM tamper latch (selected tag only)
0	e	1	1	0	0	1	1	0	C ₁	C ₀	Global Set EEPROM tamper latch
0	e	1	W ₁	W ₀	1	1	1	1	C ₁	C ₀	Global Write Word W, Page 1, Block 0 (32 bits of data)

The three global commands may be sent to **selected** chips during the second bit of any three bit listening window or to **unselected**, chips in the **init** state or **quiet** chips at any time. In general, they operate upon all tags within the field, however, if a chip is currently transmitting data to the reader or waiting for an ACK pulse, it will not be able to recognize these commands.

For the Read and Write commands, the data corresponding to the accessed word or page is repeatedly transmitted back to the reader by the device, after the command has completed. This permits a verify function for the write operation and a repetition check for the read data.

After the last bit of a read command is sent, there is a delay of 136 cycles before the first read data bit is transmitted by the chip. After a write command, there is a delay of T_{WD} before the written data is transmitted back to the reader. There should be no modulation of the carrier by the reader during these delays.

Between each 32 or 128 bits of data transmitted, there is a 3-bit listening window to synchronize the reader and/or to

permit the reader to issue a new command to the device. See “Listening Window Structure” on page 9.

There is no delay interval between the transmission of the write commands and the data that is to be written. Immediately after the last bit of the command (C₀), the most significant bit of the data should be sent to the device without any interruption.

There is no retransmission of the data after the Global Write Word command, since multiple tags are expected to be able to have executed this command at the same time. To verify proper operation of this command, each tag must be individually selected and the word read explicitly using the Read Word command.

Both the BL and PL registers used in the read and write commands to determine the address are set to 0 upon power-up. The PL value is automatically set to the transmitted value when the Write Page and/or Read Page commands are executed.

Listening Window Structure

After any header, ID or data element is read from the device (for any reason) the chip delays further transmissions for a period of time to determine if the reader intends to communicate with the tag. The length of the various delays and the actions that the device takes during this delay depends on the current state of the device and/or any command issued by the reader.

In general, the tag expects to see communications from the reader during the second write bit time (between 512 μ s and 1024 μ s) after the end of the previous communication. The first and third write bit times are ignored in order to prevent the tag from erroneously seeing its own modulation as incoming from the reader. Specific timing requirements for these communications are shown in the RFID Acknowledge Timing Diagram and the RFID Command/Data Timing Diagram on page 16.

There are four states possible for tags that are sufficiently in the field for the internal voltage to be above the reset level. They are listed below and shown in bold throughout this document.

Init

Upon power up, and after execution of the global reset quiet bit command, all chips are in this state. Chips that do not have their QUIET bit set also go into this state after the execution of a Disable/Set Quiet command. While in this state, chips delay a random length of time and then

transmit their 4 bit header. Tags in this state honor all global commands except those that start during the period in which they are transmitting their header and during the first 1024 μ s of the listening window. They transition to **Unselected** after global command execution.

Selected

If the reader issues an acknowledge pulse to a tag in the **init** state during the second write bit time after the header is transmitted, then the tag is **selected** and it will repeatedly transmit its ID until the reader sends a command to the tag. The tag remains **selected** through the entire sequence of ID transmission and subsequent command execution unless there is a fault of some kind.

Unselected

If a tag in the **init** state senses modulation interval greater than 128 μ s in length during any bit time other than the second then it moves into the **unselected** state, and remains that way until it sees a Disable Chip command. **Unselected** tags also honor the three global commands while they are “waiting”. All other commands are ignored.

Quiet

When in the **quiet** state, the chip does not activate its modulation resistor at any time. Only the three global commands will be honored by the chip. All other commands are ignored.



The following paragraphs describe five kinds of delays that are possible.

Random

The chip delays a pseudo random length of time. The length of this delay sequences through the following number of read bit times (128 μ s each): 64, 48, 24, 32, 56, 40 and 72. The starting point among this list is based on the first three bits of byte 0 of the ID page within the EEPROM. If these bits are 111, then the sequence above will be preceded by a 16-bit delay. The minimum and maximum delays are 2048 μ s and 9216 μ s, respectively.

Three Bit

The device waits for three write bit times and then one read bit time (for a total of 1664 μ s) before retransmitting the data that was just transmitted. During the second write bit time (between 512 μ s and 1024 μ s), the reader may issue a command to the chip. See “RFID Command/Data Timing” on page 16.

Long

After certain commands, **selected** chips wait indefinitely for the next command from the reader. This command should start during the second bit time after the end of the command transmission.

Infinite

Unselected chips wait in this state for any of the three global commands or the Disable Chip command. If no legal command transmission ever occurs, then the device will stay in this delay loop for as long as power is applied.

Quiet

Similar to “infinite” except that only the global commands are honored. If the operation of the system includes only multi tag ID transmission along with the use of the global set tamper command, it is useful to note that the global set tamper command should be sent to every device before the Disable Chip/Set Quiet command is sent to the **selected** tag. Since tags in the **init** state transition to **unselected** with a global command, the Disable Chip/Set Quiet will automatically bring them back to **init** to complete the multi-tag discrimination procedure. In some cases, it is possible for multiple tags to be **selected** inadvertently, or for tags to be in a state that the reader does not expect. Normally, a Global Reset Quiet command may be issued to reset all tags, but this will be ignored by a device while it is transmitting its ID. Issuing this command three times in succession will ensure that any rogue chips go back to the **init** state.


The table below combines the two lists above to show what delay is used, depending on the current state of the chip and the command that is issued by the reader. In the State Transition Diagram, shown on the next page, the same information is shown graphically in a state diagram for the chip.

Delay Length for Commands

Command	Selected	Unselected	Quiet
Set Block Address Latch	Long	Infinite	Quiet
Set Page Address Latch	Long	Infinite	Quiet
Write Page P in Block BL	Three ⁽¹⁾	Infinite	Quiet
Read Page P in Block BL	Three	Infinite	Quiet
Write Word W, Page PL	Three ⁽¹⁾	Infinite	Quiet
Read Word W, Page PL	Three	Infinite	Quiet
Global Write Word W	Long	Infinite	Quiet
Set EEPROM Tamper Latch	Long	Infinite	Quiet
Global Set Tamper Latch	Long	Infinite	Quiet
Disable Chip/Set QUIET bit	Quiet	Random	Quiet
Global Reset QUIET bit	Random	Random	Random

Note: 1. After the data for a write is sent to the device, there will be an 8.2 ms delay, the written data will be read back to the reader and then the ‘three’ bit window will occur. During this delay, the device ignores all data sent to it.

State Transition Diagram



Error Detection

In order to increase the reliability of data transmissions to the AT24RF08, an error detection field must be sent by the reader after the command word and each byte of data sent from the reader. This field is computed as the number of bits turned on in the byte modulo 4. In order to prevent the checksum from matching the data for repeated 0's or 1's, the least significant bit (c_0) is then inverted. For the command word, only the 6 varying bits ($b_7 - b_2$) are used to compute the checksum.

There are several levels of error detection utilized to prevent improper execution of a command. If the command encoding is illegal, or the checksum is wrong, or if there is a Manchester error in either the command or data or if there

is a protection failure, then the entire command will be aborted. Once in that state, the device will wait a random period of time before transmitting the header sequence.

On both ID and data sent from the chip, the chip generates and transmits a single parity bit after each 8 data bits are sent to the reader. Internally, parity is computed in such a way that the number of 1s in each 9 bit group is even. The start and stop bits are not included in the parity generation. No parity is generated on the 4-bit header. It is expected that the reader may either embed additional error detection bits within the data and/or read the data two or more times to reduce the rate of bit errors.

Transmission: Encoding and Modulation


Data is transmitted to the reader using resistive modulation which is implemented as a 1K Ω modulation resistor switched across the coil pins. Data from the EEPROM is encoded using Miller Encoding before driving the modulation resistor. If the output of the Miller Encoder is a 1, then the modulator resistor is turned on and vice versa.

In Miller Encoding, if the data state is a 1, there is a transition in the middle of the bit time. If the data state is a 0, there is no transition if the next data bit is a 1 or a transition at the end of the bit time if the next data state is a 0.

Each data or ID group transmitted (other than the header) includes a start bit which has a value of 1. This is always

interpreted as a transition from modulator-off to modulator-on in the middle of the start bit time, preventing a half-bit time modulation pulse. Data is transmitted from the chip at a rate of one bit (into the encoder) for each 16 carrier cycles. After the data has been transmitted, a single stop bit having the value of 0 will be transmitted. Depending on the state of the last parity bit, this will be either one cycle of modulation or one cycle of no modulation. The following diagram shows the functional signal waveforms for data transmission.

Data Transmission



Reception: Decoding and Demodulation

For data received by the chip, a drop in amplitude level of >10% (measured as the peak voltage with respect to on-chip ground) is interpreted as a low state, while an increase in amplitude of >10% indicates a high state. The output of this demodulator is inverted and then decoded using Manchester decoding before being interpreted as commands or data.

In Manchester decoding (sometimes called BiPhase), there is a transition in the middle of each bit time. If this is a high-to-low, the data state is a 0, and if low-to-high a 1. Data is received by the chip at a rate of one bit (out of the decoder) for each 64 carrier cycles.

Each command must be preceded by a command initiation pattern (CIP). The receiver uses the leading edge of the first modulation change of the CIP to automatically synchronize to the incoming data stream. That edge must occur between one and two write bit times (t_{CMD1}) after the


end of the last bit previously transmitted or received by the chip. This edge is used to start a bit clock against which all remaining edges are timed.

The remaining two edges within the CIP occur during the middle of the first and third bit times. They must occur within specific time intervals (t_{CMD2}) from the beginning of the bit time, and their specific time locations (within the bit times) are used to synchronize with subsequent edges (t_{CMD3}) occurring in the same direction (rising or falling). Edges that correspond to Manchester changes at the beginning/end of a bit are not explicitly used by the chip.

If no edges of the CIP fall within the t_{CMD1} window after a read of some sort (including ID read), the chip will retransmit the data that was previously read.

The following diagram, Data Reception, shows functional waveforms for data reception.

Data Reception





Miscellaneous Analog Details

There is a clamp on the input coil pads which limits the peak coil voltage to 14V peak to peak, at a maximum current of 20 mA.

The AT24RF08 includes a voltage reference to ensure that command initiated reads and writes are only performed when the power supply voltage on the chip is above a reset level of greater than 1.8V, the level at which EEPROM reads and writes can be guaranteed. Below this level, but above a minimal POR level of 1.4V nominal, EEPROM reads may work correctly however the data cannot be guaranteed.

The device is designed so that header and ID reads will take place regardless of the voltage. In addition, the two tamper latch commands and the two QUIET bit commands may also be executed at lower voltages. Because the EEPROM data may not be read correctly at this voltage,

the ID field must contain some error detection information stored within it. All other commands are not permitted until the reset voltage is reached on the device.

Proper operation of the tamper bit feature is guaranteed only if V_{CC} is above 2V for greater than 10 ms, but under typical conditions, the circuit will operate over a much wider range.

When power is removed from the serial interface side (V_{CC} pin), the RFID operation will be momentarily reset while the internal circuitry switches the internal power supply to the RFID bridge. When the voltage on the V_{CC} pin is held to above 1.4V but less than 2.2V (both nominal), all read and write commands from the RFID port will be inhibited. ID transmission and tamper bit commands may be executed, although their operation may not be correct.

Absolute Maximum Ratings

Coil Voltage (peak to peak) Maximum.....	24V
Operating Junction Temperature.....	-40 to +85°C
Storage Temperature (without bias).....	-55 to +125°C
Voltage on V_{CC} with respect to ground.....	6.0V
Voltage on SDA, SCL, PROT and WP.....	-0.1 to $V_{CC} + 0.3V$

***NOTICE:** Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum ratings conditions for extended periods may affect device reliability.

Parametric Specifications

Unless otherwise noted, all specifications are over the temperature range of -40°C to +85°C. Voltage range is from 1.8V to 5.5V on the internal V_{CC} node except as noted.

RFID DC Specifications

At $f_{COIL} = 125$ kHz, V_{CC} (SERIAL) = 0V.


Name	Min	Typ	Max	Units	Notes
V_{DROP}		0.8	1.3	V	Voltage drop between L1 or L2 and V_{CC} internal
V_{POR}	1.1	1.4	1.8	V	V_{CC} level for ID xmit., EE data not guaranteed
V_{RESET}	2.1	2.2	2.3	V	V_{CC} level where commands are enabled
V_{RHYST}	0.2		0.1	V	Reset hysteresis, V_{CC} falling, not tested
V_{CLAMP}	3.5	4.5	5.5	V	Internal V_{CC} , clamp on, $I_{CLAMP} < 20$ mA
I_{L1-L2}			20	mA	Peak clamp current at $V_{L1-L2} = 7.0$ V
R_{MOD}	800	1000	1200	W	Modulator incremental resistance at $V_{L1-L2} = 5$ V
I_{CCR}		7	10	μA	During EE read, $V_{CC}=1.8$ V
I_{CCT}		25	30	μA	During tamper bit write, $V_{CC}=1.8$ V
I_{CCW}		150	200	μA	During EEPROM write, $V_{CC}=1.8$ V
V_{MOD}	8	10		%	Min input modulation percentage of V_{L1} or V_{L2}
V_{CLK}	1.6			V	V_{L1} or V_{L2} required for clock extraction
C_L			5	pF	Input capacitance on L1/L2 at 5V, not tested

RFID AC Specifications



At $f_{COIL} = 125$ kHz.

Name	Min	Typ	Max	Units	Notes
f_{RF}	120	125	130	kHz	Coil excitation frequency
t_{BITR}	123	128	133	μs	Read bit time, over f_{RF} range
t_{BITW}	493	512	531	μs	Write bit time, over f_{RF} range
t_{WD}	7.9	8.2	8.5	ms	Write delay, over f_{RF} range
t_{TWD}	5.6	6.1	6.6	ms	Tamper bit write delay, over f_{RF} range
t_{RDR}		20	30	μs	Reset de-assertion delay, V_{CC} rising
t_{RDF}		0.5	4	μs	Reset assertion delay, V_{CC} falling
t_{MODF}		8	16	μs	Input Modulation fall time, L1 or L2
t_{MODR}		8	16	μs	Input Modulation rise time, L1 or L2

RFID Acknowledge Timing



RFID Command/Data Timing




RFID Protocol AC Specifications

At $f_{\text{COIL}} = 125 \text{ kHz}$.

Name	Min	Typ	Max	Units	Notes
t_{ACK1}	512	640	896	μs	Delay from header end to ack. start
t_{ACK2}	640	896	1024	μs	Delay from header end to ack. end
t_{ACK3}	128	256	512	μs	Acknowledge pulse width
t_{CMD1}	512	768	1024	μs	Delay from data end to CIP start
t_{CMD2}	144	256	368	μs	Delay from bit time start to modulation change
t_{CMD3}	400	512	624	μs	Delay from modulation change to next same change

Timing Diagram for Serial Interface AC Specifications



Serial Interface AC Specifications

$C_L = 1$ TTL Gate and 100pF, except as noted.

	2.4V		5.5V			
Name	Min	Max	Min	Max	Units	Notes
f_{SCL}		100		100	kHz	Clock (SCL) frequency
t_{LOW}	4.7		1.2		μs	Clock (SCL) pulse low width
t_{HIGH}	4.0		0.6		μs	Clock (SCL) pulse high width
t_I		100		50	ns	Noise suppression, not tested
t_{AA}	0.1	4.5	0.1	0.9	μs	Clock low to data out valid
t_{BUF}	4.7		1.2		μs	Bus free before transmission, not tested
$t_{HD.STA}$	4.0		0.6		μs	Start hold time
$t_{SU.STA}$	4.7		0.6		μs	Start set-up time
$t_{HD.DAT}$	0		0		μs	Data in hold time
$t_{SU.DAT}$	200		100		ns	Data in set-up time
t_R		1.0		0.3	μs	Inputs rise time, not tested
t_F		300		300	ns	Inputs fall time, not tested
$t_{SU.STO}$	4.7		0.6		μs	Stop set-up time
t_{DH}	100		50		ns	Data out hold time
t_{WR}		10		10	ms	Write cycle time



Serial Interface DC Specifications

Name	Min	Typ	Max	Units	Notes
V _{CC}	2.4		5.5	V	Operating Voltage, V _{CC} pin
I _{CC}		0.5	1.0	mA	At V _{CC} = 5V, f _{SDA} = 100kHz
I _{SB1}		140	200	μA	At V _{CC} = 5.5V, SDA = V _{SS} , RFID idle
I _{SB2}		50	80	μA	At V _{CC} = 3.3V, SDA = V _{SS} , RFID idle
I _{LIO}		0.1	3.0	μA	PROT, WP, SDA, SCL. V _{IN} = V _{CC} or V _{SS}
V _{IL}	-0.1		V _{CC} × 0.3	V	
V _{IH}	V _{SS} × 0.7		5.5	V	
V _{OL}			0.4	V	I _{OL} = 2.1mA
C _I			6	pF	SCL, PROT, WP. not tested
C _{IO}			8	pF	SDA. not tested

Note: Those specifications noted “not tested” denote parameters that are characterized and not 100% tested.

EEPROM Memory

Name	Min	Typ	Max	Units	Notes
Retention	10			years	Data retention at operating temperature
Endurance	100,000			cycles	

Ordering Information

Package	Package Mark	Ordering Code
8S1	24RF08BN	AT24RF08BN - 10SC

Packaging Information

8S1, 8 Lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC)
Dimensions in Millimeters and (Inches)

