


2.7V to 3.3V 512K × 8 IntelliwattTM low-power CMOS SRAM

Features

- AS6VA5128
- IntelliwattTM active power circuitry
- Industrial and commercial temperature ranges available
- Organization: 524,288 words × 8 bits
- 2.7V to 3.3V at 55 ns
- Low power consumption: ACTIVE
- 132 mW at 3.3V and 55 ns
- Low power consumption: STANDBY
 - $66 \mu W$ max at 3.3 V

- 1.2V data retention
- Equal access and cycle times
- Easy memory expansion with \overline{CS} , \overline{OE} inputs
- Smallest footprint packages
 - 36(48)-ball FBGA
 - 32-pin TSOP I and TSOP II packages are available on Alliance AS6UB5128 product family (available January 2001)
- ESD protection ≥ 2000 volts
- Latch-up current ≥ 200 mA

Logic block diagram



48-CSP BGA Package (shading indicates no ball)

	1	2	3	4	5	6
A	A_0	A_1	NC	A ₃	A_6	A_8
В	I/O ₅	A ₂	WE	A_4	A ₇	I/O ₁
C	I/O ₆		NC	A ₅		I/O ₂
D	V _{SS}					V_{CC}
E	V _{CC}					V _{SS}
F	I/O ₇		A ₁₈	A ₁₇		I/O ₃
G	I/O ₈	ŌE	CS	A ₁₆	A ₁₅	I/O ₄
Н	A_9	A ₁₀	A ₁₁	A ₁₂	A ₁₃	A ₁₄

Selection guide

	V _{CC} Range				Power Dissipation		
	Min	Typ ²	Max	Speed	Operating (I _{CC})	Standby (I _{SB1})	
Product	(V)	(V)	(V)	(ns)	Max (mA)	Max (µA)	
AS6VA5128	2.7	3.0	3.3	55	2	20	



Functional description

The AS6VA5128 is a low-power CMOS 4,194,304-bit Static Random Access Memory (SRAM) device organized as $524,288 \text{ words} \times 8 \text{ bits}$. It is designed for memory applications where slow data access, low power, and simple interfacing are desired.

Equal address access and cycle times (t_{AA} , t_{RC} , t_{WC}) of 55 ns are ideal for low-power applications. Active high and low chip selects (\overline{CS}) permit easy memory expansion with multiple-bank memory systems.

When \overline{CS} is high, the device enters standby mode: the AS6VA5128 is guaranteed not to exceed 66 μ W power consumption at 3.3V and 55ns. The device also returns data when V_{CC} is reduced to 1.5V for even lower power consumption.

A write cycle is accomplished by asserting write enable (\overline{WE}) and chip select (\overline{CS}) low. Data on the input pins I/O1–I/O8 is written on the rising edge of \overline{WE} (write cycle 1) or \overline{CS} (write cycle 2). To avoid bus contention, external devices should drive I/O pins only after outputs have been disabled with output enable (\overline{OE}) or write enable (\overline{WE}).

A read cycle is accomplished by asserting output enable (\overline{OE}) , chip select (\overline{CS}) , with write enable (\overline{WE}) High. The chip drives I/O pins with the data word referenced by the input address. When either chip select or output enable is inactive, or write enable is active, output drivers stay in high-impedance mode.

All chip inputs and outputs are CMOS-compatible, and operation is from a single 2.7V to 3.3V supply. The device is available in the JEDEC standard 36(48)-ball FBGA package.

Absolute maximum ratings

- Tosofute maximum ratings			T	1	T
Parameter	Device	Symbol	Min	Max	Unit
Voltage on V _{CC} relative to V _{SS}		V _{tIN}	-0.5	$V_{CC} + 0.5$	V
Voltage on any I/O pin relative to GND		V _{tI/O}	-0.5		V
Power dissipation		P_{D}	_	1.0	W
Storage temperature (plastic)		T _{stg}	-65	+150	°C
Temperature with V _{CC} applied		T _{bias}	-55	+125	°C
DC output current (low)		I_{OUT}	_	20	mA

Note: Stresses greater than those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Truth table

CS	WE	ŌĒ	Supply Current	I/O1–I/O8	Mode
Н	X	X	I_{SB}	High Z	Standby (I _{SB})
L	X	X	I_{SB}	High Z	Standby (I _{SB})
L	Н	Н	I_{CC}	High Z	Output disable (I _{CC})
L	Н	L	I_{CC}	D_{OUT}	Read (I _{CC})
L	L	X	I_{CC}	D _{IN}	Write (I _{CC})

 $Key: X = Don't \ care, \ L = Low, \ H = High.$



Recommended operating condition (over the operating range)

Parameter	Description	Test	t Conditions	Min	Max	Unit
V_{OH}	Output HIGH Voltage	$I_{OH} = -2.1 \text{mA}$	$V_{CC} = 2.7V$	2.4		V
V _{OL}	Output LOW Voltage	$I_{OL} = 2.1 \text{mA}$	$V_{CC} = 2.7V$		0.4	V
V _{IH}	Input HIGH Voltage		$V_{CC} = 2.7V$	2.2	$V_{CC} + 0.5$	V
V _{IL}	Input LOW Voltage		$V_{CC} = 2.7V$	-0.5	0.8	V
I_{IX}	Input Load Current	GND	$\leq V_{IN} \leq V_{CC}$	-1	+1	μΑ
I _{OZ}	Output Load Current	$GND \le V_O \le$	V _{CC} ; Outputs High Z	-1	+1	μΑ
I _{CC}	V _{CC} Operating Supply Current	$\begin{aligned} \overline{CS} &= V_{IL}, \\ I_{OUT} &= 0 mA, \ f = 0, \\ V_{IN} &= V_{IL} \ or \ V_{IH} \end{aligned}$	$V_{CC} = 3.3V$		2	mA
I _{CC1} @ 1 MHz	Average V _{CC} Operating Supply Current at 1 MHz	$eq:continuous_continuous$	$V_{CC} = 3.3V$		5	mA
I_{CC2}	Average V _{CC} Operating Supply Current	$\overline{\text{CS}} \neq V_{\text{IL}}, V_{\text{IN}} = V_{\text{IL}}$ or V_{IH} , $f = f_{\text{Max}}$	$V_{CC} = 3.3V (55 \text{ ns})$		40	mA
I_{SB}	CS Power Down Current; TTL Inputs	$\overline{\text{CS}} \ge \text{V}_{\text{IH}}$, other inputs = $0\text{V} - \text{V}_{\text{CC}}$	$V_{CC} = 3.3V$		100	μΑ
I_{SB1}	CS Power Down Current; CMOS Inputs	$\overline{CS} \geq V_{CC} - 0.2V,$ other inputs = 0V - $V_{CC}, f = f_{Max}$	$V_{CC} = 3.3V$		20	μА
I_{SBDR}	Data Retention	$\overline{CS} \ge V_{CC} - 0.1V,$ $f = 0$	$V_{CC} = 1.2V$		2	μΑ

Capacitance (f = 1 MHz, T_a = Room temperature, V_{CC} = NOMINAL)²

Parameter	Symbol	Signals	Test conditions	Max	Unit
Input capacitance	C _{IN}	$A, \overline{CS}, \overline{WE}, \overline{OE}$	$V_{IN} = 0V$	5	pF
I/O capacitance	C _{I/O}	I/O	$V_{IN} = V_{OUT} = 0V$	7	pF



Read cycle (over the operating range)^{3,9}

Parameter	Symbol	Min	Max	Unit	Notes
Read cycle time	t _{RC}	55	_	ns	
Address access time	t _{AA}	_	55	ns	3
Chip select (CS) access time	t _{ACS}	_	55	ns	3
Output enable (OE) access time	t _{OE}	_	25	ns	
Output hold from address change	t _{OH}	10	_	ns	5
CS low to output in low Z	t _{CLZ}	10	_	ns	4, 5
CS high to output in high Z	t _{CHZ}	0	20	ns	4, 5
OE low to output in low Z	t _{OLZ}	5	_	ns	4, 5
OE high to output in high Z	t _{OHZ}	0	20	ns	4, 5
Power up time	t_{PU}	0	_	ns	4, 5
Power down time	t _{PD}	_	55	ns	4, 5


Key to switching waveforms

Rising input Falling input Undefined/don't care

Read waveform 1 (address controlled)^{3,6,7,9}



Read waveform 2 (\overline{CS} , \overline{OE} controlled)^{3,6,8,9}







Write cycle (over the operating range) II

Parameter	Symbol	Min	Max	Unit	Notes
Write cycle time	t _{WC}	55	-	ns	
Chip select to write end	t _{CW}	40	_	ns	12
Address setup to write end	t _{AW}	40	_	ns	
Address setup time	t _{AS}	0	_	ns	12
Write pulse width	t_{WP}	35	_	ns	
Address hold from end of write	t _{AH}	0	_	ns	
Data valid to write end	t_{DW}	25	_	ns	
Data hold time	t _{DH}	0	_	ns	4, 5
Write enable to output in high Z	$t_{ m WZ}$	0	20	ns	4, 5
Output active from write end	t _{OW}	5	-	ns	4, 5

Write waveform 1 ($\overline{\text{WE}}$ controlled)^{10,11}



Write waveform $2 (\overline{CS} \text{ controlled})^{10,11}$







Data retention characteristics (over the operating range)^{13,5}

Parameter	Symbol	Test conditions	Min	Max	Unit
V _{CC} for data retention	V_{DR}	$V_{CC} = 1.2V$	1.2V	3.3	V
Data retention current	I _{CCDR}	$\overline{\text{CS}} \ge \text{V}_{\text{CC}} - 0.1\text{V} \text{ or}$	_	4	μΑ
Chip deselect to data retention time	t _{CDR}	$V_{IN} \ge V_{CC} - 0.1V$ or	0	_	ns
Operation recovery time	t _R	$V_{IN} \le 0.1V$	t _{RC}	_	ns

Data retention waveform



AC test loads and waveforms




Parameters	$V_{CC} = 3.0V$	$V_{CC} = 2.5V$	$V_{CC} = 2.0V$	Unit
R1	1105	16670	15294	Ohms
R2	1550	15380	11300	Ohms
R _{TH}	645	8000	6500	Ohms
V _{TH}	1.75V	1.2V	0.85V	Volts


Notes


- 1 During V_{CC} power-up, a pull-up resistor to V_{CC} on \overline{CS} is required to meet I_{SB} specification.
- 2 This parameter is sampled, but not 100% tested.
- 3 For test conditions, see AC Test Conditions.
- $4 t_{CLZ}$ and t_{CHZ} are specified with $C_L = 5pF$ as in Figure C. Transition is measured ± 500 mV from steady-state voltage.
- 5 This parameter is guaranteed, but not tested.
- 6 WE is HIGH for read cycle.
- 7 \overline{CS} and \overline{OE} are LOW for read cycle.
- 8 Address valid prior to or coincident with $\overline{\text{CS}}$ transition LOW.
- 9 All read cycle timings are referenced from the last valid address to the first transitioning address.
- 10 $\overline{\text{CS}}$ or $\overline{\text{WE}}$ must be HIGH during address transitions. Either $\overline{\text{CS}}$ or $\overline{\text{WE}}$ asserting high terminates a write cycle.
- 11 All write cycle timings are referenced from the last valid address to the first transitioning address.
- 12. N/A
- 13 1.2V data retention applies to commercial and industrial temperature range operations.
- 14 C = 30pF, except at high Z and low Z parameters, where C = 5pF.





Typical DC and AC characteristics
















Package diagrams and dimensions

36(48)-ball FBGA







	Minimum	Typical	Maximum
A	_	0.75	-
В	6.90	7.00	7.10
B1	_	3.75	-
С	10.90	11.00	11.10
C1	_	5.25	-
D	0.30	0.35	0.40
Е	_	_	1.20
E1	_	0.68	_
E2	0.22	0.25	0.27
Y	_	_	0.08

Notes

- 1. Bump counts: 36(48) (8 row \times 6 column).
- 2. Pitch: $(x,y) = 0.75 \text{ mm} \times 0.75 \text{ mm}$ (typ).
- 3. Units: millimeters.
- 4. All tolerances are ± 0.050 , unless otherwise specified.
- 5. Typ: typical.
- 6. Y is coplanarity: 0.08 (max).



Ordering codes

Speed (ns)	Ordering Code	Package Type	Operating Range
55	AS6VA5128-BC	48-ball fine pitch BGA	Commercial
55	AS6VA5128-BI	48-ball fine pitch BGA	Industrial

Part numbering system

AS6VA	5128	T, ST, HF, HR, B	C, I
SRAM Intelliwatt™ prefix	Device number	Package: B: CSP BGA	Temperature range: C: Commercial: 0° C to 70° C I: Industrial: –40°C to 85° C