October 2000 AS6UA25616




2.3V to 3.6V 256K×16 IntelliwattTM low-power CMOS SRAM with one chip enable

'Features


- AS6UA25616
- IntelliwattTM active power circuitry
- Industrial and commercial temperature ranges available
- Organization: 262,144 words x 16 bits
- 2.7V to 3.6V at 55 ns2.3V to 2.7V at 70 ns
- Low power consumption: ACTIVE
 - 114 mW at 3.6V and 55 ns
 - 68 mW at 2.7V and 70 ns

- Low power consumption: STANDBY
- $72 \mu W \text{ max at } 3.6 V$
- 41 µW max at 2.7V
- 1.2V data retention
- Equal access and cycle times
- Easy memory expansion with \overline{CS} , \overline{OE} inputs
- Smallest footprint packages
- 48-ball FBGA
- 400-mil 44-pin TSOP II
- ESD protection ≥ 2000 volts
- Latch-up current ≥ 200 mA

Logic block diagram



Pin arrangement (top view)



48-CSP Ball-Grid-Array Package

	1	2	3	4	5	6
A	LB	ŌĒ	A0	A1	A2	NC
В	I/O9	UB	A3	A4	CS	I/O1
C	I/O10	I/O11	A5	A6	I/O2	I/O3
D	V_{SS}	I/O12	A17	A7	I/O4	V_{CC}
E	V_{CC}	I/O13	NC	A16	I/O5	V_{SS}
F	I/O15	I/O14	A14	A15	I/O6	I/O7
G	I/O16	NC	A12	A13	WE	I/O8
Н	NC	A8	A9	A10	A11	NC

Selection guide

		V _{CC} Range			Power Dissipation		
	Min	Typ ²	Max	Speed	Operating (I _{CC})	Standby (I _{SB1})	
Product	(V)	(V)	(V)	(ns)	Max (mA)	Max (μA)	
AS6UA25616	2.7	3.0	3.6	55	2	20	
AS6UA25616	2.3	2.5	2.7	70	1	15	



Functional description

The AS6UA25616 is a low-power CMOS 4,194,304-bit Static Random Access Memory (SRAM) device organized as 262,144 words x 16 bits. It is designed for memory applications where slow data access, low power, and simple interfacing are desired.

Equal address access and cycle times (t_{AA}, t_{RC}, t_{WC}) of 55/70 ns are ideal for low-power applications. Active high and low chip enables (\overline{CS}) permit easy memory expansion with multiple-bank memory systems.

When \overline{CS} is high, or \overline{UB} and \overline{LB} are high, the device enters standby mode: the AS6UA25616 is guaranteed not to exceed 72 μ W power consumption at 3.6V and 55 ns; 41 μ W at 2.7V and 70 ns. The device also returns data when V_{CC} is reduced to 1.5V for even lower power consumption.

A write cycle is accomplished by asserting write enable (\overline{WE}) and chip enable (\overline{CS}) low, and \overline{UB} and/or \overline{LB} low. Data on the input pins I/O1–O16 is written on the rising edge of \overline{WE} (write cycle 1) or \overline{CS} (write cycle 2). To avoid bus contention, external devices should drive I/O pins only after outputs have been disabled with output enable (\overline{OE}) or write enable (\overline{WE}) .

A read cycle is accomplished by asserting output enable (\overline{OE}) , chip enable (\overline{CS}) , \overline{UB} and \overline{LB} low, with write enable (\overline{WE}) high. The chip drives I/O pins with the data word referenced by the input address. When either chip enable or output enable is inactive, or write enable is active, or (\overline{UB}) and (\overline{LB}) , output drivers stay in high-impedance mode.

These devices provide multiple center power and ground pins, and separate byte enable controls, allowing individual bytes to bewritten and read. \overline{LB} controls the lower bits, I/O1–I/O8, and \overline{UB} controls the higher bits, I/O9–I/O16.

All chip inputs and outputs are CMOS-compatible, and operation is from a single 2.3V to 3.6V supply. Device is available in the JEDEC standard 400-mm, TSOP II, and 48-ball FBGA packages.

Absolute maximum ratings

Parameter	Device	Symbol	Min	Max	Unit
Voltage on V _{CC} relative to V _{SS}		V_{tIN}	-0.5	$V_{CC} + 0.5$	V
Voltage on any I/O pin relative to GND		V _{tI/O}	-0.5		V
Power dissipation		P_{D}	_	1.0	W
Storage temperature (plastic)		T _{stg}	-65	+150	°C
Temperature with V _{CC} applied		T _{bias}	-55	+125	°C
DC output current (low)		I_{OUT}	_	20	mA

Note: Stresses greater than those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Truth table

Truth table	•							
CS	WE	ŌĒ	LB	UB	Supply Current	I/O1–I/O8	I/O9–I/O16	Mode
Н	X	X	X	X	I	High Z	High Z	Standby (I _{SB})
L	X	X	Н	Н	I_{SB}	Iligii Z	mgn Z	Standoy (ISB)
L	Н	Н	X	X	I_{CC}	High Z	High Z	Output disable (I _{CC})
			L	Н		D _{OUT}	High Z	
L	Н	L	Н	L	I_{CC}	High Z	D _{OUT}	Read (I _{CC})
			L	L		D _{OUT}	D _{OUT}	
			L	Н		D _{IN}	High Z	
L	L	X	Н	L	I_{CC}	High Z	D_{IN}	Write (I _{CC})
			L	L		D _{IN}	D_{IN}	

Key: X = Don't care, L = Low, H = High.



Recommended operating condition (over the operating range)

Parameter	Description	Test	Conditions	Min	Max	Unit
1 7	Outset HIGH Values	$I_{OH} = -2.1 \text{mA}$	$V_{CC} = 2.7V$	2.4		1 7
V_{OH}	Output HIGH Voltage	$I_{OH} = -0.5 \text{mA}$	$V_{CC} = 2.3V$	2.0		V
* 7		$I_{OL} = 2.1 \text{mA}$	$V_{CC} = 2.7V$		0.4	X 7
V_{OL}	Output LOW Voltage	$I_{OL} = 0.5 \text{mA}$	$V_{CC} = 2.3V$		0.4	V
V	La cost III CII Valta a a		$V_{CC} = 2.7V$	2.2	$V_{CC} + 0.5$	V
V_{IH}	Input HIGH Voltage		$V_{CC} = 2.3V$	2.0	$V_{CC} + 0.3$	V
X 7	Lucast I OW Valta -		$V_{CC} = 2.7V$	-0.5	0.8	V
V_{IL}	Input LOW Voltage		$V_{CC} = 2.3V$	-0.3	0.6] V
I_{IX}	Input Load Current	GND <u>-</u>	\leq V _{IN} \leq V _{CC}	-1	+1	μА
I _{OZ}	Output Load Current	$GND \le V_O \le V_{CC;}$ Outputs High Z		-1	+1	μА
т	V _{CC} Operating Supply	$\overline{CS} = V_{IL}, V_{IN} = V_{IL}$	$V_{CC} = 3.6V$		2	A
I_{CC}	Current	or V_{IH} , $I_{OUT} = 0mA$, f = 0	$V_{CC} = 2.7V$		1	- mA
I _{CC1} @	Average V _{CC} Operating	$\overline{\text{CS}} \le 0.2 \text{V}, \text{V}_{\text{IN}} \le 0.2 \text{V}$	$V_{CC} = 3.6V$		5	
1 MHz	Supply Current at 1 MHz	or $V_{IN} \ge V_{CC} - 0.2V$, f = 1 mS	$V_{CC} = 2.7V$		4	mA
	Average V _{CC} Operating	$\overline{\text{CS}} \neq \text{V}_{\text{IL}}, \text{V}_{\text{IN}} = \text{V}_{\text{IL}} \text{ or }$	$V_{CC} = 3.6V (55/70 \text{ ns})$		40/30	
I_{CC2}	Supply Current	V_{IH} , $f = f_{Max}$	$V_{CC} = 2.7V (70 \text{ ns})$		25	- mA
	CS Power Down Current;	$\overline{\text{CS}} \ge V_{\text{IH}} \text{ or } \overline{\text{UB}} = \overline{\text{LB}}$	$V_{CC} = 3.6V$		100	
I_{SB}	TTL Inputs	\geq V _{IH} , other inputs = V _{IL} or V _{IH} , f = 0	V _{CC} = 2.7V		100	μA
.	CS Power Down Current;	$\overline{\text{CS}} \ge \text{V}_{\text{CC}} - 0.2\text{V} \text{ or}$	V _{CC} = 3.6V		20	
I_{SB1}	CMOS Inputs	$\overline{UB} = \overline{LB} \ge V_{CC} - 0.2V,$ other inputs = 0V - V _{CC} , f = f _{Max}	$V_{CC} = 2.7V$		15	<u>μ</u> Α
I_{SBDR}	Data Retention	$\frac{\overline{\text{CS}} \ge \text{V}_{\text{CC}} - 0.1\text{V},}{\overline{\text{UB}} = \overline{\text{LB}} = \text{V}_{\text{CC}} - 0.1\text{V}}$ $f = 0$	$V_{CC} = 1.2V$		2	μА

Capacitance (f = 1 MHz, T_a = Room temperature, V_{CC} = NOMINAL)²


Parameter	Symbol	Signals	Test conditions	Max	Unit
Input capacitance	C _{IN}	$A, \overline{CS}, \overline{WE}, \overline{OE}, \overline{LB}, \overline{UB}$	$V_{IN} = 0V$	5	pF
I/O capacitance	C _{I/O}	I/O	$V_{IN} = V_{OUT} = 0V$	7	pF




Read cycle (over the operating range)^{3,9}

		_ 	55	- 7	70		
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Read cycle time	t _{RC}	55	_	70	-	ns	
Address access time	t _{AA}	_	55	_	70	ns	3
Chip enable (\overline{CS}) access time	t _{ACS}	-	55	_	70	ns	3
Output enable (\overline{OE}) access time	t _{OE}	-	25	-	35	ns	
Output hold from address change	t _{OH}	10	-	10	_	ns	5
CS low to output in low Z	t _{CLZ}	10	_	10	_	ns	4, 5
CS high to output in high Z	t _{CHZ}	0	20	0	20	ns	4, 5
OE low to output in low Z	t _{OLZ}	5	_	5	-	ns	4, 5
UB/LB access time	t _{BA}	_	55	_	70	ns	
UB/LB low to low Z	t _{BLZ}	10	_	10	_	ns	4, 5
UB/LB high to high Z	$t_{ m BHZ}$	0	20	0	20	ns	4, 5
OE high to output in high Z	t _{OHZ}	0	20	0	20	ns	4, 5
Power up time	t _{PU}	0	_	0	_	ns	4, 5
Power down time	t _{PD}	_	55	_	70	ns	4, 5

Key to switching waveforms



Read waveform 2 ($\overline{\text{CS}}$, $\overline{\text{OE}}$, $\overline{\text{UB}}$, $\overline{\text{LB}}$ controlled)^{3,6,8,9}







Write cycle (over the operating range) II

		-5	55	-7	70		
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Write cycle time	t _{WC}	55	_	70	-	ns	
Chip enable to write end	t _{CW}	40	_	60	_	ns	12
Address setup to write end	t _{AW}	40	_	60	_	ns	
Address setup time	t _{AS}	0	_	0	_	ns	12
Write pulse width	t_{WP}	35	-	55	_	ns	
Address hold from end of write	t _{AH}	0	-	0	_	ns	
Data valid to write end	t_{DW}	25	_	30	_	ns	
Data hold time	t_{DH}	0	_	0	_	ns	4, 5
Write enable to output in high Z	t _{WZ}	0	20	0	20	ns	4, 5
Output active from write end	t _{OW}	5	1	5	_	ns	4, 5
UB/LB low to end of write	t _{BW}	35	-	55	_	ns	

Write waveform 1 ($\overline{\text{WE}}$ controlled)^{10,11}



Write waveform $2 (\overline{CS} \text{ controlled})^{10,11}$







Data retention characteristics (over the operating range)^{13,5}


Parameter	Symbol	Test conditions	Min	Max	Unit
V _{CC} for data retention	V_{DR}	$V_{CC} = 1.2V$	1.2V	3.6	V
Data retention current	I _{CCDR}	$\frac{\overline{CS} \ge V_{CC} - 0.1V \text{ or}}{\overline{UB} = \overline{LB} = \ge V_{CC} - 0.1V}$	_	4	μΑ
Chip deselect to data retention time	t_{CDR}	$V_{IN} \ge V_{CC} - 0.1 V$ or	0	_	ns
Operation recovery time	t_R	$V_{IN} \le 0.1V$	t _{RC}	_	ns


Data retention waveform



AC test loads and waveforms








Parameters	$V_{CC} = 3.0V$	$V_{\rm CC} = 2.5 V$	$V_{CC} = 2.0V$	Unit
R1	1105	16670	15294	Ohms
R2	1550	15380	11300	Ohms
R _{TH}	645	8000	6500	Ohms
V _{TH}	1.75V	1.2V	0.85V	Volts


Notes


- 1 During V_{CC} power-up, a pull-up resistor to V_{CC} on \overline{CS} is required to meet I_{SB} specification.
- 2 This parameter is sampled, but not 100% tested.
- 3 For test conditions, see AC Test Conditions.
- 4 t_{CLZ} and t_{CHZ} are specified with $C_L = 5pF$ as in Figure C. Transition is measured ± 500 mV from steady-state voltage.
- 5 This parameter is guaranteed, but not tested.
- 6 WE is HIGH for read cycle.
- 7 $\overline{\text{CS}}$ and $\overline{\text{OE}}$ are LOW for read cycle.
- 8 Address valid prior to or coincident with \overline{CS} transition LOW.
- 9 All read cycle timings are referenced from the last valid address to the first transitioning address.
- $10 \quad \overline{CS} \text{ or } \overline{WE} \text{ must be HIGH during address transitions. Either } \overline{CS} \text{ or } \overline{WE} \text{ asserting high terminates a write cycle.}$
- 11 All write cycle timings are referenced from the last valid address to the first transitioning address.
- 12 N/A.
- 13 1.2V data retention applies to commercial and industrial temperature range operations.
- 14 C = 30pF, except at high Z and low Z parameters, where C = 5pF.





Typical DC and AC characteristics













Package diagrams and dimensions





	44-pin 7	ΓSOP II
		Max
	Min (mm)	(mm)
A		1.2
A ₁	0.05	
A ₂	0.95	1.05
b	0.25	0.45
С	0.15 (t	ypical)
d	20.85	21.05
e	10.06	10.26
H _e	11.56	11.96
Е	0.80 (t	ypical)
1	0.40	0.60



48-ball FBGA







	Minimum	Typical	Maximum
A	_	0.75	1
В	6.90	7.00	7.10
B1	_	3.75	_
С	10.90	11.00	11.10
C1	_	5.25	_
D	0.30	0.35	0.40
Е	_	_	1.20
E1	_	0.68	_
E2	0.22	0.25	0.27
Y	_	_	0.08

Notes

- 1. Bump counts: $48 (8 \text{ row} \times 6 \text{ column})$.
- 2. Pitch: $(x,y) = 0.75 \text{ mm} \times 0.75 \text{ mm}$ (typ).
- 3. Units: millimeters.
- 4. All tolerance are ± 0.050 unless otherwise specified.
- 5. Typ: typical.
- 6. Y is coplanarity: 0.08 (max).



Ordering codes

Speed (ns)	Ordering Code	Package Type	Operating Range	
55/70	AS6UA25616-TC	44-pin TSOP II	Commercial	
33/10	AS6UA25616-BC	48-ball fine pitch BGA	Commercial	
55/70	AS6UA25616-TI	44-pin TSOP II	Industrial	
	AS6UA25616-BI	48-ball fine pitch BGA	industrial	

Part numbering system

AS6UA	25616	T, B	C, I
SRAM Intelliwatt TM prefix	Device number	Package: T: TSOP II B: CSP BGA	Temperature range: C: Commercial: 0° C to 70° C IL Industrial: -40° C to 85° C