Datasheet

AS5263 12-Bit Redundant Automotive Angle Position Sensor

1 General Description

The AS5263 is a contactless magnetic angle position sensor for accurate angular measurement over a full turn of 360°. A sub range can be programmed to achieve the best resolution for the application. The AS5263 includes two AS5163 in one QFN package.

It is a system-on-chip, combining integrated Hall elements, analog front-end, digital signal processing and best in class automotive protection features in a single device.

To measure the angle, only a simple two-pole magnet, rotating over the center of the chip, is required. The magnet may be placed above or below the IC.

The absolute angle measurement provides instant indication of the magnet's angular position with a resolution of $0.087^{\circ} = 4096$ positions per revolution. The start and end point of the sub segment will be programmed with a resolution of 14-bit (0.022° = 16384 steps per revolution). According to this resolution the adjustment of the application specific mechanical positions are possible. The angular output data is available over a 12-bit PWM signal or 12-bit ratiometric analog output.

An internal voltage regulator with over voltage protection and reverse polarity protection allows the AS5263 to operate in automotive application up to a voltage to 27V. Programmability over the output pin reduces the number of pins on the application connector. The AS5263 is the ideal solution for safety critical applications due to the redundant approach.

2 Key Features

- 360° contactless high resolution angular position encoding
- User programmable start and end point of the application region
- User programmable clamping levels and programming of the transition point
- Powerful analog output
 - Short circuit monitor
 - High driving capability for resistive and capacitive loads
- Wide temperature range: -40°C to +150°C
- Small Pb-free package: 32-pin QFN (7x7mm)
- Broken GND and VDD detection over a wide range of different load conditions
- Simplified programming due to provided programming hardware and software
- Failure detection mode for magnet placement monitoring and loss of power supply
- Indication of high voltage condition

3 Applications

The AS5263 is ideal for automotive applications like transmission gearbox position sensor, headlight position control, torque sensing, valve position sensing, pedal position sensing, throttle position sensing, and non-contact potentiometers.





Figure 1. AS5263 Block Diagram

Contents

1 General Description	1
2 Key Features	1
3 Applications	
4 Pin Assignments	
4.1 Pin Descriptions	
5 Absolute Maximum Ratings	
6 Electrical Characteristics.	
6.1 Operating Conditions	
6.2 Magnetic Input Specification.	
6.3 Electrical System Specifications	
6.4 Timing Characteristics	
7 Detailed Description	
7.1 Operation	
7.1.1 VDD Voltage Monitor	
7.2 Analog Output	10
7.2.1 Programming Parameters	10
7.2.2 Application Specific Angular Range Programming	
7.2.3 Application Specific Programming of the Break Point	
7.2.4 Full Scale Mode	
7.2.5 Inverted Dual Channel Output	
7.2.6 Resolution of the Parameters	
7.2.7 Analog Output Diagnostic Mode	
7.2.8 Analog Output Driver Parameters	
7.3 Pulse Width Modulation (PWM) Output	
7.4 Kick Down Function	
8 Application Information	18
8.1 Programming the AS5263	18
8.1.1 Hardware Setup	18
8.1.2 Protocol Timing and Commands of Single Pin Interface	19
8.1.3 UNBLOCK	
8.1.4 WRITE128	22
8.1.5 READ128	
8.1.6 DOWNLOAD	
8.1.7 UPLOAD	
8.1.8 FUSE	
8.1.9 PASS2FUNC	
8.1.10 READ	
8.1.11 WRITE	
8.2 OTP Programming Data	
8.2.1 Read / Write User Data	
8.2.2 Programming Procedure	
8.2.3 Physical Placement of the Magnet	
8.2.4 Magnet Placement	
9 Package Drawings and Markings	
10 Ordering Information	36

4 Pin Assignments

Figure 2. Pin Assignments (Top View)



4.1 Pin Descriptions

Table 1 provides the description of each pin of the standard 32-pin QFN (7x7mm) package. It is recommended to keep the electrical separation as well on the printed circuit board (PCB) in the application (see Table 1).

Pin Number	Pin Name	Pin Type	Description
1	NC	-	Not bonded
2	NC	-	Not bonded
3	NC_T	DIO/AIO	Test pin for fabrication. Connected to top ground in the application.
4	NC_B	3 r	Test pin for fabrication. Connected to bottom ground in the application.
5	VDD3_T		3.45V- Regulator output, internally regulated from VDD5. This pin needs an external ceramic capacitor of 2.2µF. Connect second terminal of capacitor to GND intended for the top die.
6	VDD3_B	Supply pin	3.45V- Regulator output, internally regulated from VDD5. This pin needs an external ceramic capacitor of 2.2µF. Connect second terminal of capacitor to GND intended for the bottom die.
7	GNDA_T		Analog ground pin. Connected to GND for the top die in the application.
8	GNDA_B		Analog ground pin. Connected to GND intended for the bottom die in the application.



Table 1. Pin Descriptions

Pin Number	Pin Name	Pin Type	Description
9	NC_T		Test pin for fabrication. Connected to GND intended for the top die in the application.
10	NC_B	DIO/AIO multi purpose pin	Test pin for fabrication. Connected to GND intended for the bottom die in the application.
11	NC		Test pin for fabrication. Open in the application.
12	NC		Test pin for fabrication. Open in the application.
13	GNDD_T	Questo sis	Digital ground pin. Connected to GND intended for the top die in the application.
14	GNDD_B	Supply pin	Digital ground pin. Connected to GND intended for the bottom die in the application.
15	NC_T	DIO/AIO	Test pin for fabrication. Connected to GND intended for the top die in the application.
16	NC_B	multi purpose pin	Test pin for fabrication. Connected to GND intended for the bottom die in the application.
17	NC	-	Not bonded
18	NC	-	Not bonded
19	NC_T	DIO/AIO	Test pin for fabrication. Connected to GND intended for the top die in the application.
20	20 NC_B	multi purpose pin	Test pin for fabrication. Connected to GND intended for the bottom die in the application.
21	KDOWN_T	N_T Digital output open	Kick down functionality. Open drain user pull-up resistor connected to the intended VDD top supply.
22	KDOWN_B	drain	Kick down functionality. Open drain user pull-up resistor connected to the intended VDD bottom supply.
23	GNDP_T	0	Analog ground pin. Connected to GND for the top die in the application.
24	GNDP_B	Supply pin	Analog ground pin. Connected to GND intended for the bottom die in the application.
25	NC_T		Test pin for fabrication. Connected to GND intended for the top die in the application.
26	NC_B	DIO/AIO	Test pin for fabrication. Connected to GND intended for the bottom die in the application.
27	OUT_T	multi purpose pin	Output pin. Can be programmed as analog output or PWM output. Over this pin the programming of the top die is possible.
28	OUT_B		Output pin. Can be programmed as analog output or PWM output. Over this pin the programming of the bottom die is possible.
29	VDD_T		Positive supply pin. This pin is over voltage protected.
30	VDD_B		Positive supply pin. This pin is over voltage protected.
31	VDD5_T	Supply pin	4.5V- Regulator output, internally regulated from VDD. This pin needs an external ceramic capacitor of 2.2μ F. Connect second terminal of capacitor to GND intended for the top die.
32	VDD5_B		4.5V- Regulator output, internally regulated from VDD. This pin needs an external ceramic capacitor of 2.2µF. Connect second terminal of capacitor to GND intended for the bottom die.

5 Absolute Maximum Ratings

Stresses beyond those listed in Table 2 may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in Electrical Characteristics on page 6 is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Symbol	Parameter	Min	Max	Units	Comments
Electrical Pa	arameters				
Vdd	DC supply voltage at pin VDD Overvoltage	-18	27	V	No operation
Vout	Output voltage OUT	-0.3	27	V	
V _{KDOWN}	Output voltage KDOWN	-0.3	27	V	permanent
VDD3	DC supply voltage at pin VDD3	-0.3	5	V	
VDD5	DC supply voltage at pin VDD5	-0.3	7	V	
I _{scr}	Input current (latchup immunity)	-100	100	mA	Norm: JEDEC 78
Electrostati	c Discharge				
ESD	Electrostatic discharge		±4	kV	Norm: MIL 883 E method 3015 This value is applicable to pins VDD, GND, OUT, and KDOWN. All other pins ±2 kV.
Temperature	e Ranges and Storage Conditions				
T _{strg}	Storage temperature	-55	+150	°C 🗸	Min -67°F; Max +257°F
T _{Body}	Body temperature (Lead-free package)		260	°C	t=20 to 40s, The reflow peak soldering temperature (body temperature) specified is in accordance with IPC/JEDEC J-STD-020 "Moisture/Reflow Sensitivity Classification for Non-Hermetic Solid State Surface Mount Devices". The lead finish for Pb-free leaded packages is matte tin (100% Sn).
Н	Humidity non-condensing	5	85	%	
MSL	Moisture Sensitive Level		3		Represents a maximum floor life time of 168h

Table 2. Absolute Maximum Ratings

6 Electrical Characteristics

6.1 Operating Conditions

In this specification, all the defined tolerances for external components need to be assured over the whole operation conditions range and also over lifetime.

TAMB = -40 to +150°C, VDD = +4.5V to +5.5V, CLREG5 = 2.2μ F, CLREG3 = 2.2μ F, R_{PU} = 1K Ω , R_{PD} = 1K Ω to 5.6K Ω (Analog only), CLOAD = 0 to 42nF, R_{PUKDWN} = 1K Ω to 5.6K Ω , C_{LOAD_KDWN} = 0 to 42nF, unless otherwise specified. A positive current is intended to flow into the pin.

Table 3. Operating Conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Units
Тамв	Ambient temperature	-40°F+302°F	-40		+150	℃
I _{supp}	Supply current	Lowest magnetic input field			20	mA

6.2 Magnetic Input Specification

TAMB = -40 to +150°C, VDD5 = 4.5 - 5.5V (5V operation), unless otherwise noted.

Two-pole cylindrical diametrically magnetized source:

Table 4. Magnetic Input Specification

Symbol	Parameter	Conditions	Min	Тур	Max	Units
B _{pk}	Magnetic input field amplitude	Required vertical component of the magnetic field strength on the die's surface, measured along a concentric circle with a radius of 1.1mm	30		70	mT
B _{off}	Magnetic offset	Constant magnetic stray field			±10	mT
	Field non-linearity	Including offset gradient			5	%

< echn.

6.3 Electrical System Specifications

TAMB = -40°C to +150°C, VDD = 4.5V - 5.5V (5V operation), Magnetic Input Specification; unless otherwise noted. *Table 5. Electrical System Specifications*

Symbol	Parameter	Conditions	Min	Тур	Max	Units
RES	Resolution Analog and PWM Output	Angular operating range $\ge 90^{\circ}C$			12	bit
INL _{opt}	Integral non-linearity (optimum) 360 degree full turn	Maximum error with respect to the best line fit. Centered magnet without calibration, TAMB=25°C			±0.5	deg
INL _{temp}	Integral non-linearity (optimum) 360 degree full turn	Maximum error with respect to the best line fit. Centered magnet without calibration, TAMB = -40 to +150°C			±0.9	deg
INL	Integral non-linearity 360 degree full turn	Best line fit = (Err _{max} – Err _{min}) / 2 Over displacement tolerance with 6mm diameter magnet, without calibration, TAMB = -40 to +150°C Note: This parameter is a system parameter and is dependent on the selected magnet.		±1,4		deg
TN	Transition noise	1 sigma; Note: The noise performance is dependent on the programming of the output characteristic.	C,	0.06		Deg RMS
VDD5 _{LowTH}	Undervoltage lower threshold	VDD5 = 5V	3.1	3.4	3.7	V
VDD5 _{HighTH}			3.6	3.9	4.2	V
t _{PwrUp}	Power-up time				10	ms
t _{delay}	System propagation delay absolute output: delay of ADC, DSP and absolute interface	С,			100	μs

Note: The INL performance is specified over the full turn of 360 degrees. An operation in an angle segment increases the accuracy. A two point linearization is recommended to achieve the best INL performance for the chosen angle segment.

6.4 Timing Characteristics

Table 6. Timing Conditions

Symbol	Parameter	Conditions	Min	Тур	Мах	Units
FRCOT	Internal Master Clock		4.05	4.5	4.95	MHz
TCLK	Interface Clock Time	TCLK = 1/ FRCOT	202	222.2	247	ns
TDETWD	WatchDog error detection time				12	ms
20	G					

7 Detailed Description

The AS5263 is manufactured in a CMOS process and uses a spinning current Hall technology for sensing the magnetic field distribution across the surface of the chip.

The integrated Hall elements are placed around the center of the device and deliver a voltage representation of the magnetic field at the surface of the IC.

Through Sigma-Delta Analog / Digital Conversion and Digital Signal-Processing (DSP) algorithms, the AS5263 provides accurate high-resolution absolute angular position information. For this purpose a Coordinate Rotation Digital Computer (CORDIC) calculates the angle and the magnitude of the Hall array signals.

The DSP is also used to provide digital information at the outputs that indicate movements of the used magnet towards or away from the device's surface.

A small low cost diametrically magnetized (two-pole) standard magnet provides the angular position information (see Figure 26).

The AS5263 senses the orientation of the magnetic field and calculates a 14-bit binary code. This code is mapped to a programmable output characteristic. The type of output is programmable and can be selected as PWM or analog output. This signal is available at the pins 27, 28 (OUT_T, OUT_B).

The analog output and PWM output can be configured in many ways. The application angular region can be programmed in a user friendly way. The starting angle T1 and the end point angle T2 can be set and programmed according the mechanical range of the application with a resolution of 14 bits. In addition the T1Y and T2Y parameter can be set and programmed according the application. The transition point 0 to 360 degree can be shifted using the break point parameter BP. This point is programmed with a high resolution of 14 bits of 360 degrees. The voltage for clamping level low CLL and clamping level high CLH can be programmed with a resolution of 7 bits. Both levels are individually adjustable.

These parameters are also used to adjust the PWM duty cycle.

< echnic

The AS5263 provides also a compare function. The internal angular code is compared to a programmable level using hysteresis. The function is available over the output pins 21, 22 (KDOWN_T, KDOWN_B).

The output parameters can be programmed in an OTP register. No additional voltage is required to program the AS5263. The setting may be overwritten at any time and will be reset to default when power is cycled. To make the setting permanent, the OTP register must be programmed by using a lock bit the content could be frozen for ever.

The AS5263 is tolerant to magnet misalignment and unwanted external magnetic fields due to differential measurement technique and Hall sensor conditioning circuitry.

It is also tolerant to air gap and temperature variations due to Sin-/Cos- signal evaluation.


The AS5263 is tolerant to magnet misalignment and magnetic stray fields due to differential measurement technique and Hall sensor conditioning circuitry.


www.austriamicrosystems.com/AS5263

7.1 Operation

The AS5263 operates at 5V \pm 10%, using two internal Low-Dropout (LDO) voltage regulators. For operation, the 5V supply is connected to pin VDD. While VDD3 and VDD5 (LDO outputs) must be buffered by 2.2µF capacitors, the VDD requires a 1µF capacitor. All capacitors (low ESR ceramic) are supposed to be placed close to the supply pins (see Figure 3).

The VDD3 and VDD5 outputs are intended for internal use only. It must not be loaded with an external load.





7.1.1 VDD Voltage Monitor

VDD Overvoltage Management. If the voltage applied to the VDD pin exceeds the overvoltage upper threshold for longer than the detection time, then the device enters a low power mode reducing the power consumption. When the overvoltage event has passed and the voltage applied to the VDD pin falls below the overvoltage lower threshold for longer than the recovery time, then the device enters the normal mode.

VDD5 Undervoltage Management. When the voltage applied to the VDD5 pin falls below the undervoltage lower threshold for longer than the VDD5_detection time, then the device stops the clock of the digital part and the output drivers are turned off to reduce the power consumption. When the voltage applied to the VDD5 pin exceeds the VDD5 undervoltage upper threshold for longer than the VDD5_recovery time, then the clock is restarted and the output drivers are turned on.

7.2 Analog Output

The reference voltage for the Digital-to-Analog converter (DAC) is taken internally from VDD. In this mode, the output voltage is ratiometric to the supply voltage.

7.2.1 Programming Parameters

The Analog output voltage modes are programmable by OTP. Depending on the application, the analog output can be adjusted. The user can program the following application specific parameters:

T1	Mechanical angle start point
T2	Mechanical angle end point
T1Y	Voltage level at the T1 position
T2Y	Voltage level at the T2 position
CLL	Clamping Level Low
CLH	Clamping Level High
BP	Break point (transition point 0 to 360 degree)

The above listed parameters are input parameters. Over the provided programming software and programmer, these parameters are converted and finally written into the AS5263 128-bit OTP memory. More details about the conversion can be found in the AN_AS5163+AS5263_V1.0 application note.

7.2.2 Application Specific Angular Range Programming

The application range can be selected by programming T1 with a related T1Y and T2 with a related T2Y into the AS5263. The internal gain factor is calculated automatically. The clamping levels CLL and CLH can be programmed independent from the T1 and T2 position and both levels can be separately adjusted.






Figure 4. Programming of an Individual Application Range

Figure 4 shows a simple example of the selection of the range. The mechanical starting point T1 and the mechanical end point T2 define the mechanical range. A sub range of the internal Cordic output range is used and mapped to the needed output characteristic. The analog output signal has 12 bit, hence the level T1Y and T2Y can be adjusted with this resolution. As a result of this level and the calculated slope the clamping region low is defined. The break point BP defines the transition between CLL and CLH. In this example, the BP is set to 0 degree. The BP is also the end point of the clamping level high CLH. This range is defined by the level CLH and the calculated slope. Both clamping levels can be set independently form each other. The minimum application range is 12 degrees.

7.2.3 Application Specific Programming of the Break Point


The break point BP can be programmed as well with a resolution of 14 bits. This is important when the default transition point is inside the application range. In such a case, the default transition point must be shifted out of the application range. The parameter BP defines the new position. The function can be used also for an on-off indication.





7.2.4 Full Scale Mode

The AS5263 can be programmed as well in the full scale mode. The BP parameter defines the position of the transition.




For simplification, Figure 6 describes a linear output voltage from rail to rail (0V to VDD) over the complete rotation range. In practice, this is not feasible due to saturation effects of the output stage transistors. The actual curve will be rounded towards the supply rails (as indicated Figure 6).

7.2.5 Inverted Dual Channel Output

The AS5263 can be programmed as described in Figure 7.

Figure 7. Inverted Slope Output



7.2.6 Resolution of the Parameters

The programming parameters have a wide resolution of up to 14 bits.

Symbol	Parameter	Resolution	Note
T1	Mechanical angle start point	14 bits	
T2	Mechanical angle stop point	14 bits	
T1Y	Mechanical start voltage level	12 bits	
T2Y	Mechanical stop voltage level	12 bits	
CLL	Clamping level low	7 bits	4096 LSBs is the maximum level
CLH	Clamping level high	7 bits	31 LSBs is the minimum level
BP	Break point	14 bits	






Figure 8 gives an overview of the different ranges. The failure bands are used to indicate a wrong operation of the AS5263. This can be caused due to a broken supply line. By using the specified load resistors, the output level will remain in these bands during a fail. It is recommended to set the clamping level CLL above the lower failure band and the clamping level CLH below the higher failure band.

7.2.7 Analog Output Diagnostic Mode

Due to the low pin count in the application, a wrong operation must be indicated by the output pin OUT_T, OUT_B. This could be realized using the failure bands. The failure band is defined with a fixed level. The failure band low is specified from 0% to 4% of the supply range. The failure band high is defined from 100% to 96%. Several failures can happen during operation. The output signal remains in these bands over the specified operating and load conditions. All the different failures can be grouped into the internal alarms (failures) and the application related failures.

 $CLOAD \le 42 \text{ nF}, R_{PU}=2k...5.6k\Omega$

 R_{PD} = 2k...5.6k Ω load pull-up

Table 8. Different Failure Cases of AS5263

Туре	Failure Mode	Symbol	Failure Band	Note			
	Out of magnetic range (too less or too high magnetic input)	MAGRng	High/Low	Could be switched off by one OTP bit EXT_RANGE. Programmable by OTP bit DIAG_HIGH			
Internal alarms (failures)	Cordic overflow	COF	High/Low	Programmable by OTP bit DIAG_HIGH			
	Offset compensation finished	OCF	High/Low	Programmable by OTP bit DIAG_HIGH			
	Watchdog fail	WDF	High/Low	Programmable by OTP bit DIAG_HIGH			
	Oscillator fail	OF	High/Low	Programmable by OTP bit DIAG_HIGH			
	Overvoltage condition	OV		Dependent on the load resistor			
Application related	Broken VDD	BVDD	High/Low	Pull up \rightarrow failure band high			
failures	Broken VSS	BVSS		Pull down \rightarrow failure band low			
	Short circuit output	SCO	High/Low	Switch off \rightarrow short circuit dependent			

For efficient use of diagnostics it is recommended to program to clamping levels CLL and CLH.

7.2.8 Analog Output Driver Parameters

The output stage is configured in a push-pull output. Therefore it is possible to sink and source currents.

 $CLOAD \le 42 \text{ nF}, R_{PU}=2k...5.6k\Omega$

R_{PD} = 2k...5.6k Ω load pull-up

Table 9.	General Parameters for the Output Driv	<i>er</i>
Table 7.	Conordi i di dinotoro ioi tino Odiput Din	01

Symbol	Parameter	Min	Тур	Max	Unit	Note
IOUTSCL	Short circuit output current (low side driver)	8		32	mA	Vout=27V
IOUTSCH	Short circuit output current (high side driver)	-8		-32	mA	Vout=0V
TSCDET	Short circuit detection time	20		600	μs	output stage turned off
TSCREC	Short circuit recovery time	2		20	ms	output stage turned on
ILEAKOUT	Output Leakage current	-20		20	μA	Vout=VDD=5V
BGNDPU	Output voltage broken GND with pull-up	96		100	%VDD	R _{PU} = 2k5.6k
BGNDPD	Output voltage broken GND with pull-down	0		4	%VDD	R _{PD} = 2k5.6k
BVDDPU	Output voltage broken VDD with pull-up	96		100	%VDD	R _{PU} = 2k…5.6k
BVDDPD	Output voltage broken VDD with pull-down	0		4	%VDD	R _{PD} = 2k5.6k

Note: A Pull-Up/Down load is up to $1k\Omega$ with increased diagnostic bands from 0%-6% and 94%-100%.


Symbol	Parameter	Min	Тур	Max	Unit	Note		
VOUT	Output Voltage Range		Output Voltage Pange			96	% VDD	
001	Output voltage Mange	6		94	70 V D D	Valid when $1k \le RLOAD \le 2k$		
VOUTINL	TINL Output Integral nonlinearity			10	LSB			
VOUTDNL	VOUTDNL Output Differential nonlinearity			10	LSB			
VOUTOFF	OFF Output Offset			50	mV	At 2048 LSB level		
VOUTUD	Update rate of the Output		100		μs	Info parameter		
VOUTSTEP	Output Step Response			550	μs	Between 10% and 90%, R_{PD} =1k Ω , CLOAD=1nF; VDD=5V		
VOUTDRIFT	Output Voltage Temperature drift	2		2	%	Of value at mid code		
VOUTRATE	Output ratiometricity error	-1.5		1.5	%VDD	$0.04^*VDD \le VOUT \le 0.96^*VDD$		
VOUTNOISE	Noise ¹			10	mVpp	1Hz30kHz; at 2048 LSB level		


Table 10. Electrical Parameters for the Analog Output Stage

1. Not tested in production; characterization only.

7.3 Pulse Width Modulation (PWM) Output

The AS5263 provides a pulse width modulated output (PWM), whose duty cycle is proportional to the measured angle. This output format is selectable over the OTP memory. If output pins OUT_T, OUT_B are configured as open drain configuration, then an external load resistor (pull up) is required. The PWM frequency is internally trimmed to an accuracy of $\pm 10\%$ over full temperature range. This tolerance can be cancelled by measuring the ratio between the on and off state. In addition, the programmed clamping levels CLL and CLH will also adjust the PWM signal characteristic.





The PWM frequency can be programmed by the OTP bits PWM_frequency (1:0). Therefore, four different frequencies are possible.

Table 11. PWM Signal Parameters

Symbol	Parameter	Min	Тур	Мах	Unit	Note
f _{PWM1}	PWM frequency1	123.60	137.33	151.06	Hz	PWM_frequency (1:0) = "00"
f _{PWM2}	PWM frequency2	247.19	274.66	302.13	Hz	PWM_frequency (1:0) = "01"
f _{PWM3}	PWM frequency3	494.39	549.32	604.25	Hz	PWM_frequency (1:0) = "10"
f _{PWM4}	PWM frequency4	988.77	1098.63	1208.50	Hz	PWM_frequency (1:0) = "11"
PW _{MIN}	MIN pulse width		(1+1)*1/ f _{PWM}		μs	0
PW _{MAX}	MAX pulse width		(1+4094)*1/ f _{PWM}		ms	


Taking into consideration the AC characteristic of the PWM output including load, it is recommended to use the clamping function. The recommended range is 0% to 4% and 96% to 100%.

Table 12. Electrical Parameters for the PWM Output Mode

Symbol	Parameter	Min	Тур	Max	Unit	Note
PWMVOL	Output voltage low	0		0.4	V	IOUT=8mA
ILEAK	Output leakage	-20		20	μA	Vout=VDD=5V
PWMDC	PWM duty cycle range	4		96	%	
PWMSRF	PWM slew rate	1	2	4	V/µs	Between 75% and 25% R _{PU} /R _{PD} = 1kΩ, CLOAD = 1nF, VDD = 5V

7.4 Kick Down Function

The AS5263 provides a special compare function. This function is implemented using a programmable angle value with a programmable hysteresis. It will be indicated over the open drain output pin KDOWN_T, KDOWN_B. If the actual angle is above the programmable value plus the hysteresis, the output is switched to low. The output will remain at low level until the value KD is reached in the reverse direction.






Table 13. Programming Parameters for the Kick Down Function

Symbol	Parameter	Resolution	Note
KD	KD Kick Down angle		
KDHYS	Kick Down Hysteresis	2 bits	KDHYS (1:0) = "00" → 8 LSB hysteresis KDHYS (1:0) = "01" → 16 LSB hysteresis KDHYS (1:0) = "10" → 32 LSB hysteresis KDHYS (1:0) = "11" → 64 LSB hysteresis
Pull-up resistance 1k to 5	.6K to VDD		0

Pull-up resistance 1k to 5.6K to VDD

CLOAD max 42nF

Table 14. Electrical Parameters of the KDOWN Output

	Parameter	Min	Тур	Max	Unit	Note
IKDSC	Short circuit output current (Low Side Driver)	6		24	mA	V _{KDOWN} = 27V
TSCDET	Short circuit detection time	20		600	μs	output stage turned off
TSCREC	Short circuit recovery time	2		20	ms	output stage turned on
KDVOL	Output voltage low	0		1.1	V	I _{KDOWN} = 6mA
KDILEAK	Output leakage	-20		20	μA	V _{KDOWN} = 5V
KDSRF	KDOWN slew rate (falling edge)		2	4	V/µs	Between 75% and 25%, $R_{PUKDWN} = 1k\Omega$, C_{LOAD_KDWI} = 1nF, VDD = 5V
	. 00					

www.austriamicrosystems.com/AS5263

8 Application Information

The benefits of AS5263 are as follows:

- Unique fully differential patented solution
- Best protection for automotive applications
- Easy to program
- Flexible interface selection PWM, analog output
- Ideal for applications in harsh environments due to contactless position sensing
- Robust system, tolerant to magnet misalignment, airgap variations, temperature variations and external magnetic fields
- No calibration required because of inherent accuracy
- High driving capability of analog output (including diagnostics)

8.1 Programming the AS5263

The AS5263 programming is a one-time-programming (OTP) method, based on polysilicon fuses. The advantage of this method is that no additional programming voltage is needed. The internal LDO provides the current for programming.

The OTP consists of 128 bits, wherein several bits are available for user programming. In addition, factory settings are stored in the OTP memory. Both regions are independently lockable by built-in lock bits.

A single OTP cell can be programmed only once. By default, each cell is "0"; a programmed cell will contain a "1". While it is not possible to reset a programmed bit from "1" to "0", multiple OTP writes are possible, as long as only unprogrammed "0"-bits are programmed to "1".

Independent of the OTP programming, it is possible to overwrite the OTP register temporarily with an OTP write command. This is possible only if the user lock bit is not programmed.

Due to the programming over the output pin, the device will initially start in the communication mode. In this mode, the digital angle value can be read with a specific protocol format. It is a bidirectional communication possible. Parameters can be written into the device. A programming of the device is triggered by a specific command. With another command (pass2funcion), the device can be switched into operation mode (analog or PWM output). In case of a programmed user lock bit, the AS5263 automatically starts up in the functional operation mode. No communication of the specific protocol is possible after this.

8.1.1 Hardware Setup

The pin OUT and the supply connection are required for OTP memory access. Without the programmed Mem_Lock_USER OTP bit, the device will start up in the communication mode and will remain into an IDLE operation mode. The pull up resistor R_{Communication} is required during startup. Figure 1 shows the configuration of an AS5263.





Figure 11. Programming Schematic of the AS5263

8.1.2 Protocol Timing and Commands of Single Pin Interface

During the communication mode, the output level is defined by the external pull up resistor $R_{Communication}$. The output driver of the device is in tristate. The bit coding (see Figure 18) has been chosen in order to allow the continuous synchronization during the communication, which can be required due to the tolerance of the internal clock frequency. Figure 18 shows how the different logic states '0' and '1' are defined. The period of the clock T_{CLK} is defined with 222.2 ns.

The voltage levels V_{H} and V_{L} are CMOS typical.

Each frame is composed by 20 bits. The 4 MSB (CMD) of the frame specifies the type of command that is passed to the AS5263. The 16 data bits contain the communication data. There will be no operation when the 'not specified' CMD is used. The sequence is oriented in such a way that the LSB of the data is followed by the command. The number of frames vary depending on the command. The single pin programming interface block of the AS5263 can operate in slave communication or master communication mode. In the slave communication mode, the AS5263 receives the data organized in frames. The programming tool is the driver of the single communication line and can pull down the level. In case of the master communication mode, the AS5263 transmits data in the frame format. The single communication line can be pulled down by the AS5263.







Figure 13. Protocol Definition




Possible Interface Commands	Description	AS5263 Communication Mode	Command CMD	Number of Frames
UNBLOCK	Resets the interface	SLAVE	0x0	1
WRITE128	Writes 128 bits (user + factory settings) into the device	SLAVE	0x9 (0x1)	8
READ128	Reads 128 bits (user + factory settings) from the device	SLAVE and MASTER	0xA	9
UPLOAD	Transfers the register content into the OTP memory	SLAVE	0x6	1
DOWNLOAD	Transfers the OTP content to the register content	SLAVE	0x5	1
FUSE	Command for permanent programming	SLAVE	0x4	1
PASS2FUNC	Change operation mode from communication to operation	SLAVE	0x7	1
READ	Read related to address the user data	SLAVE and MASTER	0xB	2
WRITE	Write related to address the user data	SLAVE	0xC	1

Table 15. OTP Commands and Communication Interface Modes

Note: Other commands are reserved and shall not be used.

When single pin programming interface bus is in high impedance state, the logical level of the bus is held by the pull up resistor R_{Communication}. Each communication begins by a condition of the bus level which is called START. This is done by forcing the bus in logical low level (done by the programmer or AS5263 depending on the communication mode). Afterwards the bit information of the command is transmitted as shown in Figure 14.









Figure 15. Bus Timing for the READ128 Command



In case of READ or READ128 command (see Figure 15) the idle phase between the command and the answer is 10 TBIT (TSW).





In case of a WRITE command, the device stays in slave communication mode and will not switch to master communication mode.


When using other commands like DOWNLOAD, UPLOAD, etc. instead of READ or WRITE, it does not matter what is written in the address fields (ADDR1, ADDR2).

8.1.3 UNBLOCK

The Unblock command can be used to reset only the one-wire interface of the AS5263 in order to recover the possibility to communicate again without the need of a POR after a stacking event due to noise on the bus line or misalignment with the AS5263 protocol.


The command is composed by a not idle phase of at least 6 TBIT followed by a packet with all 20 bits at zero (see Figure 17).


Figure 17. Unblock Sequence



8.1.4 WRITE128

Figure 18 illustrates the format of the frame and the command.





The command contains 8 frames. With this command, the AS5263 receives only frames. This command will transfer the data in the special function registers (SFRs) of the device. The data is not permanent programmed using this command.

Table 16 describe the organization of the OTP data bits.


The access is performed with CMD field set to 0x9. The next 7 frames with CMD field set to 0x1. The 2 bytes of the first command will be written at address 0 and 1 of the SFRs; the 2 bytes of the second command will be written at address 2 and 3; and so on, in order to cover all the 16 bytes of the 128 SFRs.

Note: It is important to always complete the command. All 8 frames are needed. In case of a wrong command or a communication error, a power on reset must be performed. The device will be delivered with the programmed Mem_Lock_AMS OTP bit. This bit locks the content of the factory settings. It is impossible to overwrite this particular region. The written information will be ignored.

8.1.5 READ128

Figure 19 illustrates the format of the frame and the command.







The command is composed by a first frame transmitted to the AS5263. The device is in slave communication mode. The device remains for the time T_{SWITCH} in IDLE mode before changing into the master communication mode. The AS5263 starts to send 8 frames. This command will read the SFRs. The numbering of the data bytes correlates with the address of the related SFR.

An even parity bit is used to guarantee a correct data transmission. Each parity (P) is related to the frame data content of the 16 bit word. The MSB of the CMD dummy (P) is reserved for the parity information.

8.1.6 DOWNLOAD

Figure 20 shows the format of the frame.





The command consists of one frame received by the AS5263 (slave communication mode). The OTP cell fuse content will be downloaded into the SFRs.

The access is performed with CMD field set to 0x5.

8.1.7 UPLOAD

Figure 21 shows the format of the frame.

Figure 21. Frame Organization of the UPLOAD Command

	DO NOT CARE	6	DO NOT CARE		CMD	
LSB		MSB LSB		MSB LSI	1 1	MSB 0

The command consists of one frame received by the AS5263 (slave communication mode) and transfers the data from the SFRs into the OTP fuse cells. The OTP fuses are not permanent programmed using this command.

The access is performed with CMD field set to 0x6.

8.1.8 FUSE

Г

Figure 22 shows the format of the frame.

Fiaure 22.	Frame	Organization	of the	FUSE	Command

DO N	OT CARE			[DO NC	OT CAF	RE				CN	ИD	
LSB		MSB	LSB					MS	B	SB 0	0	1	MSB 0
0													

The command consists of one frame received by the AS5263 (slave communication mode) and it is giving the trigger to permanent program the non volatile fuse elements.


The access is performed with CMD field set to 0x4.

Note: After this command, the device automatically starts to program the built-in programming procedure. It is not allowed to send other commands during this programming time. This time is specified to 4ms after the last CMD bit.

8.1.9 PASS2FUNC

Figure 23 shows the format of the frame.

Figure 23. Frame Organization of the PASS2FUNCTION Command



The command consists of one frame received by the AS5263 (slave communication mode). This command stops the communication receiving mode, releases the reset of the DSP of the AS5263 device and starts to work in functional mode with the values of the SFR currently written.

The access is performed with CMD field set to 0x7.

8.1.10 READ

Figure 24 shows the format of the frame.

Figure 24. Frame Organization of the READ Command

	an's	a che			
ADDR2	MSB LSB	ADDR1	MSB	C	MD MSB
				1 1	0 1
DATA2		DATA1		CMD	DUMMY
LSB	MSB LSB		MSB	0 0	0 P
	6				

The command is composed by a first frame sent to the AS5263. The device is in slave communication mode. The device remains for the time T_{SWITCH} in IDLE mode before changing into the master communication mode. The AS5263 starts to send the second frame transmitted by the AS5263.

The access is performed with CMD field set to 0xB.

When the AS5263 receives the first frame, it sends a frame with data value of the address specified in the field of the first frame.


Table 17 shows the possible readable data information for the AS5263 device.

An even parity bit is used to guarantee a correct data transmission. The parity bit (P) is generated by the 16 data bits. The MSB of the CMD dummy (P) is reserved for the parity information.

8.1.11 WRITE

Figure 25 shows the format of the frame.

Figure 25. Frame Organization of the WRITE Command



The command consists of one frame received by the AS5263 (slave communication mode). The data byte will be written to the address. The access is performed with CMD field set to 0xC.

Table 17 shows the possible write data information for the AS5263 device.

Note: It is not recommended to access OTP memory addresses using this command.

< echin

8.2 OTP Programming Data

Table 16. OTP Data Organization

ata Byte	Bit Number	Symbol	Default	Description	
	0	AMS_Test	FS		
	1	AMS_Test	FS		
	2	AMS_Test	FS		
DATA15	3	AMS_Test	FS		
(0x0F)	4	AMS_Test	FS	-	
	5	AMS_Test	FS		
	6	AMS_Test	FS	AMS Test Area	
	7	AMS_Test	FS		
	0	AMS_Test	FS		
	1	AMS_Test	FS		
	2	AMS_Test	FS		
DATA14	3	AMS_Test	FS		
(0x0E)	4	ChipID<0>	FS		_
	5	ChipID<1>	FS		
	6	ChipID<2>	FS		Fac
	7	ChipID<3>	FS		tory
	0	ChipID<4>	FS		Factory Settings
	1	ChipID<5>	FS	-	ings
	2	ChipID<6>	FS		
DATA13	3	ChipID<7>	FS		
(0x0D)	4	ChipID<8>	FS		
	5	ChipID<9>	FS		
	6	ChipID<10>	FS	- Chip ID	
	7	ChipID<11>	FS		
	0	ChipID<12>	FS	-	
	1	ChipID<13>	FS		
DATA12	2	ChipID<14>	FS		
	3	ChipID<15>	FS	-	
(0x0C)	4	ChipID<16>	FS		
	5	ChipID<17>	FS		
	6	ChipID<18>	FS		
	7	ChipID<19>	FS		



Table 16. OTP Data Organization

ata Byte	Bit Number	Symbol	Default	Description	
	0	ChipID<20>	FS	Chip ID	
	1	MemLock_AMS	1	Lock of the Factory Setting Area	
	2	KD<0>	0		
DATA11 (0x0B)	3	KD<1>	0		
	4	KD<2>	0	Kick Down Threshold	
	5	KD<3>	0		
	6	KD<4>	0	-	
	7	KD<5>	0		A'C
	0	ClampLow<0>	0		
	1	ClampLow<1>	0		
	2	ClampLow<2>	0	Clamping Level Low	
DATA10	3	ClampLow<3>	0		
(0x0A)	4	ClampLow<4>	0		
	5	ClampLow<5>	0		
	6	ClampLow<6>	0		
	7	DAC_MODE	0	DAC12/DAC10 Mode	Cu
	0	ClampHi<0>	0		stor
	1	ClampHi<1>	0		ier S
	2	ClampHi<2>	0		Customer Settings
DATA9	3	ClampHi<3>	0	Clamping Level High	sɓ
(0x09)	4	ClampHi<4>	0		
	5	ClampHi<5>	0	-	
	6	ClampHi<6>	0	-	
	7	DIAG_HIGH	0	Diagnostic Mode, default=0 for Failure Band Low	
0 1 2 DATA8 (0x08) 4	0	OffsetIn<0>	0		
	1	OffsetIn<1>	0		
	2	OffsetIn<2>	0		
	3	OffsetIn<3>	0	-	
		OffsetIn<4>	0	- Offset	
	5	OffsetIn<5>	0		
	6	OffsetIn<6>	0		
	7	OffsetIn<7>	0	-	



Table 16. OTP Data Organization

oata Byte	Bit Number	Symbol	Default	Description	
	0	OffsetIn<8>	0		
	1	OffsetIn<9>	0		
	2	OffsetIn<10>	0	0#	
DATA7	3	OffsetIn<11>	0	Offset	
(0x07)	4	OffsetIn<12>	0		
	5	OffsetIn<13>	0		
	6	OP_Mode<0>	0	Selection of Analog='00' or PWM Mode='01'	
	7	OP_Mode<1>	0	Mode='01'	
	0	OffsetOut<0>	0		
	1	OffsetOut<1>	0		
	2	OffsetOut<2>	0		
DATA6	3	OffsetOut<3>	0		
(0x06)	4	OffsetOut<4>	0		
	5	OffsetOut<5>	0	Output Offerst	
	6	OffsetOut<6>	0	Output Offset	Customer Settings
	7	OffsetOut<7>	0		tome
	0	OffsetOut<8>	0		r Set
	1	OffsetOut<9>	0		tings
	2	OffsetOut<10>	0		
DATA5	3	OffsetOut<11>	0		
(0x05)	4	KDHYS<0>	0	Kick Down Hystorogia	
	5	KDHYS<1>	0	Kick Down Hysteresis	
	6	PWM Frequency<0>	0	Select the PWM frequency (4	
	7	PWM Frequency<1>	0	frequencies	
0 1 2 DATA4 (0x04) 4 5	0	BP<0>	0		
	1	BP<1>	0		
	2	BP<2>	0		
	3	BP<3>	0	Break Point	
	4	BP<4>	0	Dieak i Oint	
	5	BP<5>	0		
	6	BP<6>	0		
	7	BP<7>	0		



Table 16. OTP Data Organization

Data Byte	Bit Number	Symbol	Default	Description		
	0	BP<8>	0			
	1	BP<9>	0			
	2	BP<10>	0	Due als Daint		
DATA3	3	BP<11>	0	Break Point		
(0x03)	4	BP<12>	0			
	5	BP<13>	0			
	6	FAST_SLOW	0	Output Data Rate		
	7	EXT_RANGE	0	Enables a wider z-Range		
	0	Gain<0>	0			
	1	Gain<1>	0			
	2	Gain<2>	0			
DATA2	3	Gain<3>	0	Cain		
(0x02)	4	Gain<4>	0	Gain		
	5	Gain<5>	0			
	6	Gain<6>	0		Cu	
	7	Gain<7>	0		stom	
	0	Gain<8>	0		Customer Settings	
	1	Gain<9>	0		etting	
	2	Gain<10>	0	Gain	st	
DATA1	3	Gain<11>	0	Gain		
(0x01)	4	Gain<12>	0			
	5	Gain<13>	0			
	6	Invert_Slope	0	Clockwise /Counterclockwise rotation		
	7	Lock_OTPCUST	0	Customer Memory Lock		
0 1 2	0	redundancy<0>	0			
	1	redundancy<1>	0			
	2	redundancy<2>	0			
DATA0	3	redundancy<3>	0	Redundancy Bits		
(0x00)	4	redundancy<4>	0	Reautivality dits		
4	5	redundancy<5>	0			
	6	redundancy<6>	0			
	7	redundancy<7>	0			

Note: Factory settings (FS) are used for testing and programming at AMS. These settings are locked (only read access possbile).

Data Content.

- Redundancy (7:0): For a better programming yield, a redundancy is implemented. In case the programming of one bit fails, then this
 function can be used. With an address (7:0) one bit can be selected and programmed.
- Lock_OTPCUST = 1, locks the customer area in the OTP and the device, from hereon, starts in operating mode.

Redundancy Code	OTP Bit Selection
Redundancy <7:0> in decimal	
0	none
1	OP_Mode<1>
2	DIAG_HIGH
3	PWM Frequency<0>
4 - 10	ClampHi<6> - ClampHi<0>
11 - 17	ClampLow<6> - ClampLow<0>
18	OP_Mode<0>
19 - 32	OffsetIn<13> - OffsetIn<0>
33 - 46	Gain<13> - Gain<0>
47 - 60	BP<13> - BP<0>
61 - 72	OffsetOut<11> - OffsetOut<0>
73	Invert_Slope
74	FAST_SLOW
75	EXT_RANGE
76	DAC_MODE
77	Lock_OTPCUST
78 - 83	KD<5> - KD<0>
84 - 85	KDHYS<1> - KDHYS<0>
86	PWM Frequency<1>

- Invert_Slope = 1, inverts the output characteristic in analog output mode
- Gain (7:0): With this value, the steepness of the output slope can be adjusted
- EXT_RANGE = 1, provides a wider z-Range of the magnet by turning off the alarm function
- FAST_SLOW = 1, improves the noise performance due to internal filtering
- BP (13:0): The breakpoint can be set with resolution of 14-bit
- PWM Frequency (1:0): Four different frequency settings are possible. Please refer to Table 11.
- KDHYS (1:0): Avoids flickering at the KDOWN output (pin 11). For settings, refer to Table 12.
- OffsetOut (11:0): Output characteristic parameter
- ANALOG_PWM = 1, selects the PWM output mode
- OffsetIn (13:0): Output characteristic parameter
- DIAG_HIGH = 1: In case of an error, the signal goes into high failure-band.
- ClampHI (6:0): Sets the clamping level high with respect to VDD.
- DAC_MODE disables filter at DAC
- ClampLow (6:0): Sets the clamping level low with respect to VDD
- KD (5:0): Sets the kick-down level with respect to VDD

Datasheet - Application Information

8.2.1 Read / Write User Data

Table 17. Read / Write Data

Area Region	Address	Address	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Data	0x10	16	CORDIC_OUT[7:0]							
er Da	0x11	17	0	0 0 CORDIC_OUT[13:8]						
N User	0x12	18	OCF	COF	0	0	0	0	DSP_RES	R1K_10K
R/W	0x17	23	AGC_VALUE[7:0]							

Read only Read and Write

Data Content:

Data only for read:

- CORDIC_OUT(13:0): 14-bit absolute angular position data
- OCF (Offset Compensation Finished): logic high indicates the finished Offset Compensation Algorithm. As soon as this bit is set, the AS5263 has completed the startup and the data is valid.
- COF (Cordic Overflow): Logic high indicates an out of range error in the CORDIC part. When this bit is set, the CORDIC_OUT(13:0) data is
 invalid. The absolute output maintains the last valid angular value. This alarm may be resolved by bringing the magnet within the X-Y-Z
 tolerance limits.
- AGC_VALUE (7:0): Magnetic field indication

Data for write and read:

- DSP_RES resets the DSP part of the AS5263 the default value is 0. This is active low. The interface is not affected by this reset.
- R1K_10K defines the threshold level for the OTP fuses. This bit can be changed for verification purpose. A verification of the programming of the fuses is possible. The verification is mandatory after programming.

8.2.2 Programming Procedure


- **Note:** After programming the OTP fuses, a verification is mandatory. The procedure described below must be strictly followed to ensure properly programmed OTP fuses.
- Pull-up on OUT pin
- VDD=5V
- Wait startup time, device enters communication mode.
- Write128 command: The trimming bits are written in the SFR memory.
- Read128 command: The trimming bits are read back.
 Compare read data to previous written data. If the data matches, then proceed further.
- Upload command: The SFR memory is transferred into the OTP RAM.
- Fuse command: The OTP RAM is written in the Poly Fuse cells.
- Wait fuse time (6ms)
- Write command (R1K_10K=1): Poly Fuse cells are transferred into the RAM cells compared with 10KΩ resistor.
- Download command: The OTP RAM is transferred into the SFR memory.
- Read128 command: The fused bits are read back.
 Compare read data to previous written and read data. If the data matches, then proceed further.
- Write command (R1K_10K=0): Poly Fuse cells are transferred into the RAM cells compared with 1KΩ resistor.
- Download command: The OTP RAM is transferred into the SFR memory.
- Read128 command: The fused bits are read back.
 Compare read data to previous written and two times read data. If the data matches, then proceed further.
- Pass2Func command or POR: Go to Functional mode.

An equal output of all read out data is sufficient to verify the OTP programming. If the data output is a mismatch, then the programming of the OTP was not successful and can cause a change of the OTP register content during operation over temperature and life time.

8.2.3 Physical Placement of the Magnet

The best linearity can be achieved by placing the center of the magnet exactly over the defined center of the chip as shown in Figure 26.

Figure 26. Defined Chip Center and Magnet Displacement Radius



8.2.4 Magnet Placement

The magnet's center axis should be aligned within a displacement radius R_d of 0.25mm (larger magnets allow more displacement) from the defined center of the IC.

The magnet may be placed below or above the device. The distance should be chosen such that the magnetic field on the die surface is within the specified limits (see Figure 26). The typical distance "z" between the magnet and the package surface is 0.5mm to 1.5mm, provided the recommended magnet material and dimensions (6mm x 3mm) are used. Larger distances are possible, as long as, the required magnetic field strength stays within the defined limits.

However, a magnetic field outside the specified range may still produce usable results, but the out-of-range condition will be indicated by an alarm forcing the output into the failure band.





Figure 27. Vertical Placement of the Magnet

Datasheet - Package Drawings and Markings

9 Package Drawings and Markings

The device is available in a 32-pin QFN (7x7mm) package.

Figure 28. Package Drawings and Dimensions



Marking: YYWWIZZ.

YY	WW	I	ZZ
Last two digits of the Manufacturing Year	Manufacturing Week	Plant Identifier	Traceability Code

Note: IC's marked with a white dot or the letters "ES" denote Engineering samples.

Revision History

Revision	Date	Owner	Description
1.0	May 31, 2010	apg/rfu	Initial version
1.1	Oct 14, 2010	rfu	Updated Absolute Maximum Ratings, Operating Conditions, Magnetic Input Specification, Electrical System Specifications, Figure 3, Table 5, Table 6, Table 9, Table 10, Table 14, Table 15, page 31, Programming Procedure, Figure 26, Figure 27, Package Drawings and Markings. Deleted chapter on "Choosing the Proper Magnet".
	Dec 14, 2010		Updated Absolute Maximum Ratings, Package Drawings and Markings.
1.2	Jan 12, 2011		Updated Figure 26 and Figure 28. Removed "AS5263 Stacked Die Technology" diagram.
1.3	Apr 08, 2011	mub	Updated Electrical System Specifications, Application Specific Angular Range Programming.
1.4	May 11, 2011		Updated Programming Procedure.

Note: Typos may not be explicitly mentioned under revision history.

10 Ordering Information

The devices are available as the standard products shown in Table 18.

Table 18. Ordering Information

Ordering Code	Description	Delivery Form	Package
AS5263-HQFT, -HQFM	Redundant 12-bit Magnetic Rotary Encoder	Tape & Reel	32-pin QFN (7x7mm)

Note: All products are RoHS compliant and austriamicrosystems green. Buy our products or get free samples online at ICdirect: http://www.austriamicrosystems.com/ICdirect

Technical Support is available at http://www.austriamicrosystems.com/Technical-Support

For further information and requests, please contact us mailto: sales@austriamicrosystems.com or find your local distributor at http://www.austriamicrosystems.com/distributor

Copyrights

Copyright © 1997-2011, austriamicrosystems AG, Tobelbaderstrasse 30, 8141 Unterpremstaetten, Austria-Europe. Trademarks Registered ®. All rights reserved. The material herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner.

All products and companies mentioned are trademarks or registered trademarks of their respective companies.

Disclaimer

Devices sold by austriamicrosystems AG are covered by the warranty and patent indemnification provisions appearing in its Term of Sale. austriamicrosystems AG makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. austriamicrosystems AG reserves the right to change specifications and prices at any time and without notice. Therefore, prior to designing this product into a system, it is necessary to check with austriamicrosystems AG for current information. This product is intended for use in normal commercial applications. Applications requiring extended temperature range, unusual environmental requirements, or high reliability applications, such as military, medical life-support or life-sustaining equipment are specifically not recommended without additional processing by austriamicrosystems AG for each application. For shipments of less than 100 parts the manufacturing flow might show deviations from the standard production flow, such as test flow or test location.

The information furnished here by austriamicrosystems AG is believed to be correct and accurate. However, austriamicrosystems AG shall not be liable to recipient or any third party for any damages, including but not limited to personal injury, property damage, loss of profits, loss of use, interruption of business or indirect, special, incidental or consequential damages, of any kind, in connection with or arising out of the furnishing, performance or use of the technical data herein. No obligation or liability to recipient or any third party shall arise or flow out of austriamicrosystems AG rendering of technical or other services.



Contact Information

Headquarters

austriamicrosystems AG Tobelbaderstrasse 30 A-8141 Unterpremstaetten, Austria

Tel: +43 (0) 3136 500 0 Fax: +43 (0) 3136 525 01

For Sales Offices, Distributors and Representatives, please visit: http://www.austriamicrosystems.com/contact