

## 3.3V 4Mx16 and 8Mx8 CMOS synchronous DRAM

#### Features

- PC100/133 compliant
- Organization
  - 2,097,152 words  $\times$  8 bits  $\times$  4 banks (8M $\times$ 8)
  - 1,048,576 words  $\times$  16 bits  $\times$  4 banks (4M $\times$ 16)
- Fully synchronous
  - All signals referenced to positive edge of clock
- Four internal banks controlled by BAO/BA1 (bank select)
- High speed
  - 133/125/100 MHz
  - 5.4 ns (133 MHz)/6 ns (125/100 MHz) clock access time
- Low power consumption
  - Standby: 7.2 mW max, CMOS I/O

#### Pin arrangement

|                  | AS4I                | C4M         | [16S0 ———            |                  |  |  |  |  |
|------------------|---------------------|-------------|----------------------|------------------|--|--|--|--|
| Ļ                | 110 11              | .0 1101     | 1000                 | Ļ                |  |  |  |  |
| V <sub>CC</sub>  | V <sub>CC</sub> 1 • |             | 54 V <sub>SS</sub>   | V <sub>SS</sub>  |  |  |  |  |
| DQ0              | DQ0 🗖 2             |             | 53 DQ15              | DQ7              |  |  |  |  |
| V <sub>CCQ</sub> | V <sub>CCQ</sub> 3  |             | 52 V <sub>SSQ</sub>  | V <sub>SSQ</sub> |  |  |  |  |
| NC               | DQ1 🗖 4             |             | 51 DQ14              | NC               |  |  |  |  |
| DQ1              | DQ2 5               |             | 50 DQ13              | DQ6              |  |  |  |  |
| V <sub>SSQ</sub> | V <sub>SSQ</sub> 6  |             | 49 V <sub>CCQ</sub>  | V <sub>CCQ</sub> |  |  |  |  |
| NČ               | DQ3 7               | ~           | 48 DQ12              | NC               |  |  |  |  |
| DQ2              | DQ4 🗖 8             | S           | 47 🗖 DQ11            | DQ5              |  |  |  |  |
| V <sub>CCQ</sub> | V <sub>CCQ</sub> 9  | 10          | 46 V <sub>SSQ</sub>  | V <sub>SSQ</sub> |  |  |  |  |
| NC               | DQ5 🗖 10            | 4LC4M16S0   | 45 DQ10              | NC               |  |  |  |  |
| DQ3              | DQ6 🗖 11            | 4           | 44 🗖 DQ9             | DQ4              |  |  |  |  |
| V <sub>SSQ</sub> | V <sub>SSQ</sub> 12 | Ŋ           | 43 V <sub>CCQ</sub>  | V <sub>CCQ</sub> |  |  |  |  |
| NĊ               | DQ7 🗖 13            | 41          | 42 DQ8               | NC               |  |  |  |  |
| V <sub>CC</sub>  | V <sub>CC</sub> 14  |             | 41 V <sub>SS</sub>   | VSS              |  |  |  |  |
| NC               | LDQM 🗖 15           | ۵.          | 40 🗖 NC              | NC               |  |  |  |  |
| WE               | WE 16               | SO          | 39 UDQM              | DQM              |  |  |  |  |
| CAS              | CAS 17              | 54-pin TSOP | 38 🗖 CLK             | CLK              |  |  |  |  |
| RAS              | RAS 18              | iq-         | 37 🗖 CKE             | CKE              |  |  |  |  |
| CS               | CS 🗖 19             | 54          | 36 🗖 NC              | NC               |  |  |  |  |
| BAO              | BA0 🗖 20            |             | 35 🗖 A11             | A11              |  |  |  |  |
| BA1              | BA1 21              |             | 34 🔤 A9              | A9               |  |  |  |  |
| A10              | A10 22              |             | 33 🗖 A8              | A8               |  |  |  |  |
| A0               | A0 🗖 23             |             | 32 A7                | A7               |  |  |  |  |
| A1               | A1 24               |             | 31 🗖 A6              | A6               |  |  |  |  |
| A2               | A2 🗖 25             |             | 30 🗖 A5              | A5               |  |  |  |  |
| A3               | A3 🗖 26             |             | 29 A4                | A4               |  |  |  |  |
| V <sub>CC</sub>  | V <sub>CC</sub> 27  |             | 28 🗖 V <sub>SS</sub> | V <sub>SS</sub>  |  |  |  |  |
|                  | ĹAS4                | LC4         | M16S0                |                  |  |  |  |  |

## Selection guide

- 4096 refresh cycles, 64 ms refresh interval
- Auto refresh and self refresh
- Automatic and direct precharge
- Burst read, single write operation
- Can assert random column address in every cycle
- LVTTL compatible I/O
- 3.3V power supply
- JEDEC standard package, pinout and function - 400 mil, 54-pin TSOP II
- Read/write data masking
- Programmable burst length (1/2/4/8/full page)
- Programmable burst sequence (sequential/interleaved)
- Programmable  $\overline{CAS}$  latency (2/3)

#### Pin designation

| Pin(s)                                   | Description               |
|--|---------------------------|
| DQM (8M×8)<br>UDQM/LDQM (4M×16)          | Output disable/write mask |
| A0 to A11                                | Address inputs            |
| BAO, BA1                                 | Bank select inputs        |
| DQ0 to DQ7 (8M×8)<br>DQ0 to DQ15 (4M×16) | Input/output              |
| RAS                                      | Row address strobe        |
| CAS                                      | Column address strobe     |
| WE                                       | Write enable              |
| CS                                       | Chip select               |
| V <sub>CC</sub> , V <sub>CCQ</sub>       | Power $(3.3V \pm 0.3V)$   |
| V <sub>SS</sub> , V <sub>SSQ</sub>       | Ground                    |
| CLK                                      | Clock input               |
| СКЕ                                      | Clock enable              |

| 0  |          |                  |             |       |              |             |        |
|--|----------|------------------|-------------|-------|--------------|-------------|--------|
|  |          | Symbol           | -75 (PC133) | -8    | -10F (PC100) | -10 (PC100) | Unit   |
| Bus frequency                                    |          | f <sub>max</sub> | 133         | 125   | 100          | 100         | MHz    |
| Minimum clock access time                        | CL = 2   | t <sub>AC</sub>  | _           | _     | 6            | _           | ns     |
|  | CL = 3   | t <sub>AC</sub>  | 5.4         | 6     | -            | 6           | ns     |
| Minimum setup time                               |          | ts               | 1.5         | 2     | 2            | 2           | ns     |
| Minimum hold time                                |          | t <sub>H</sub>   | 0.8         | 1.0   | 1.0          | 1.0         | ns     |
| Minimum RAS to CAS delay                         |          | t <sub>RCD</sub> | 3           | 3     | 2            | 3           | cycles |
| Minimum RAS precharge time                       | <u>ġ</u> | t <sub>RP</sub>  | 3           | 3     | 2            | 3           | cycles |
| Remarks: (CL/t <sub>RCD</sub> /t <sub>RP</sub> ) |          |                  | 3/3/3       | 3/3/3 | 2/2/2        | 3/3/3       |        |

## **ALLIANCE SEMICONDUCTOR**

1



The AS4LC8M8S0 and AS4LC4M16S0 are high-performance 64-megabit CMOS Synchronous Dynamic Random Access Memory (SDRAM) devices organized as 2,097,152 words  $\times$  8 bits  $\times$  4 banks, and 1,048,576 words  $\times$  16 bits  $\times$  4 banks, respectively. Very high bandwidth is achieved using a pipelined architecture where all inputs and outputs are referenced to the rising edge of a common clock. Programmable burst mode can be used to read up to a full page of data without selecting a new column address.

The four internal banks can be alternately accessed (read or write) at the maximum clock frequency for seamless interleaving operations. This provides a significant advantage over asynchronous EDO and fast page mode devices.

This SDRAM product also features a programmable mode register, allowing users to select read latency as well as burst length and type (sequential or interleaved). Lower latency improves first data access in terms of CLK cycles, while higher latency improves maximum frequency of operation. This feature enables flexible performance optimization for a variety of applications.

DRAM commands and functions are decoded from control inputs. Basic commands are as follows:

- Mode register set
- Deactivate bank
- Deactivate all banks
- Select row; activate bank

- Select column; write
- Select column; read Deselect; power down
- CBR refresh

• Auto precharge with read/write • Self-refresh

The 64 Mb DRAM devices are available in 400-mil plastic TSOP II packages and have 54 pins in each configuration. Both devices operate with a power supply of  $3.3V \pm 0.3V$ . Multiple power and ground pins are provided for low switching noise and EMI. Inputs and outputs are LVTTL-compatible.

## Logic block diagram



<sup>†</sup> For AS4LC8M8S0, Banks A-D will read 8M×8 (4096×512×8). <sup>‡</sup>For AS4LC4M16S0, DQM will be UDQM and LDQM.



|--|

| Pin                                | Name                          | Description   |
|------------------------------------|-------------------------------|---|
| CLK                                | System clock                  | All operations synchronized to rising edge of CLK. It also increments the burst counters.   |
| СКЕ                                | Clock enable                  | Controls CLK input. If CKE is high, the next CLK rising edge is valid.<br>If CKE is low, the internal clock is suspended from the next clock<br>cycle and the burst address and output states are frozen. Pulling CKE<br>low has the following effects:<br>all banks idle: Precharge power down and Self refresh.<br>row active in any bank: Active power down.<br>burst/access in progress: Clock suspend.         |
|                                    |                               | When in Power down or Self refresh mode, CKE becomes asynchronous until exiting the mode.   |
| CS                                 | Chip select                   | Enables or disables device operation by masking or enabling all inputs except CLK, CKE, UDQM/LDQM (×16), DQM (×8).  |
| A0~A11                             | Address                       | Row and column addresses are multiplexed. Row address: A0~A11.<br>Column address (8M×8): A0~A8. Column address (4M×16):<br>A0~A7.   |
| BAO, BA1                           | Bank select                   | Memory cell array is organized in 4 banks. BAO and BA1 select which internal bank will be active during activate, read, write, and precharge operations.  |
| RAS                                | Row address strobe            | Enables row access and precharge operation. When $\overline{RAS}$ is low, row address is latched at the rising edge of CLK.   |
| CAS                                | Column address strobe         | Enables column access. When CAS is low, starting column address for the burst access operation is latched at the rising edge of the CLK.  |
| WE                                 | Write enable                  | Enables write operation and row precharge operation.  |
| ×8: DQM<br>×16: UDQM/LDQM          | Output disable/ write<br>mask | Controls I/O buffers. When DQM is high, output buffers are disabled<br>during a read operation and input data is masked during a write<br>operation. DQM latency is 2 clocks for Read and 0 clocks for Write.<br>For ×16, LDQM controls lower byte (DQ0–7) and UDQM controls<br>upper byte (DQ8–15). For ×8, only one DQM controls the 8 DQs.<br>UDQM and LDQM are considered same state when referenced as<br>DQM. |
| DQ0~DQ15                           | Data input/output             | Data inputs/outputs are multiplexed. Data bus for 8M×8 is DQ0~DQ7 only.   |
| V <sub>DD</sub> /V <sub>SS</sub>   | Power supply/ground           | Power and ground for core logic and input buffers.  |
| V <sub>DDQ</sub> /V <sub>SSQ</sub> | Data output power/<br>ground  | Power and ground for data output buffers.   |

## Commands

| Command                  | d                    |                 | CKE <sub>n-1</sub> | CKE <sub>n</sub> | <u>CS</u> | RAS | CAS | WE | DQM  | BAO/<br>BA1 | A10    | A9–A0   | DQ      | Note |
|--------------------------|----------------------|-----------------|--------------------|------------------|-----------|-----|-----|----|------|-------------|--------|---------|---------|------|
| Register                 | Mode re              | egister set     | H <sup>*</sup>     | Н                | L         | L   | L   | L  | X    |             | Op co  | de      | X       | 1,2  |
|                          | Auto ref             | resh            | Н                  | Н                | L         | L   | L   | Н  | Х    | _           |        | _       |         | 3    |
| Refresh                  | a 10                 | Entry           | Н                  | L                | L         | L   | L   | Н  | Х    | -           |        | _       | X       | 3    |
| Refresh                  | Self<br>refresh      | Exit            | L                  | TT               | L         | Н   | Н   | Н  | Х    | _           | - X    | _       | - X     | 3    |
|                          | Terresh              | EXIL            | L                  | Н                | Н         | Х   | Х   | Х  | Х    | -           | _      | _       | -       | 3    |
| Bank activ               | vate                 |                 | Н                  | Н                | L         | L   | Н   | Н  | Х    | V           | row    | address | Х       |      |
| Read                     | Auto pre             | echarge disable | - H                | Н                | L         | Н   | L   | Н  | Х    | V           | L      | column  | Х       | 4    |
| кеац                     | Auto pre             | echarge enable  | - п                | п                | L         | п   | L   | п  | Λ    | v           | Н      | address | Λ       | 4,5  |
| Write                    | Auto pre             | echarge disable | - H                | Н                | T         | Н   | L   | L  | Х    | V           | L      | column  | Valid   | 4    |
| write                    | Auto pre             | echarge enable  | - 11               | 11               | L         | Н   | L   | L  | L X  | v           | Η      | address | valiu - | 4,5  |
| Burst stop               | )                    |                 | Н                  | Н                | L         | Н   | Н   | L  | Х    |             | Х      |         | Active  | 6    |
| Precharge                | Selected<br>All bank |                 | - H                | Н                | L         | L   | Н   | L  | Х    | V<br>X      | L<br>H | X       | Х       | 4    |
|                          | ,                    | Fotov           | Н                  | L                | Н         | Х   | Х   | Х  |      |             |        |         |         |      |
| Clock susp<br>active pov | •                    | Entry           | 11                 | L                | L         | V   | V   | V  | Х    | Х           | Х      | Х       | Х       |      |
| ueuve pov                | ver uown             | Exit            | L                  | Н                | Х         | Х   | Х   | Х  | -    |             |        |         |         |      |
|                          |                      | Entry           | Н                  | L                | Н         | Х   | Х   | Х  |      |             |        |         |         |      |
| Precharge                | power                | LIIU y          | 11                 | L                | L         | Н   | Н   | Н  | - X  | Х           | Х      | Х       | Х       |      |
| down mo                  | de                   | Exit            | L                  | Н                | Η         | Х   | Х   | Х  | - Λ  | Λ           | Л      | Λ       | Λ       |      |
|                          |                      | LAIL            | L                  | 11               | L         | V   | V   | V  | -    |             |        |         |         |      |
| DOM                      | Write er<br>enable   | nable/output    | - H                | Н                | Х         | Х   | Х   | Х  | H    | Х           | Х      | Х       | Х       | 7    |
| DQM                      | Write in<br>High-Z   | hibit/Output    | - 11               | 11               |           |     |     |    | - 11 |             |        |         |         |      |
| No operat                | tion com             | nand            | Н                  | Х                | Η         | Х   | Х   | Х  | Х    | Х           | Х      | Х       | Х       |      |
| THO OPERA                |                      | nunu            | 11                 | Λ                | L         | Η   | Н   | Η  | Х    | Λ           | Λ      | Λ       | Λ       |      |

R

1 OP = operation code.

A0~A11 and BA0~BA1 program keys.

2 MRS can be issued only when all banks are precharged. A new command can be issued 1 clock cycle after MRS.

3 Auto refresh functions similarly to CBR DRAM refresh. However, precharge is automatic. Auto/self refresh can only be issued after all banks are precharged.

BAO-BA1: bank select addresses.
If A10/AP is High at row precharge, BAO and BA1 are ignored and all banks are selected.
During read, write, row active, and prechage:
If BAO and BA1 are Low, Bank A is selected.
If BAO = Low and BA1 = High, Bank B is selected.
If BAO = High and BA1 = Low, Bank C is selected.
If BAO and BA1 are High, Bank D is selected.

5 A new read/write command to the same bank cannot be issued during a burst read/write with auto precharge. A new row active command can be issued after  $t(t_{RP}/t_{CK} + BL +)$  cycles.

6 Burst stop command valid at every burst length.

7 DQM sampled at positive edge of CLK. Data-in may be masked at every CLK (Write DQM latency is 0). Data-out mask is active 2 CLK cycles after issuance. (Read DQM latency is 2).

# AS4LC8M8S0 AS4LC4M16S0



## Mode register fields

|  |                  | Register | r prograi | nmed v | vith MRS |          |    |          |              |    |    |
|--|------------------|----------|-----------|--------|----------|----------|----|----------|--------------|----|----|
| Address                                | A11~A10          | A9       | A8        | A7     | A6       | A5       | A4 | A3       | A2           | A1 | AO |
| Function                               | RFU <sup>†</sup> | WBL      | T         | M      | CA       | AS laten | су | BT       | Burst length |    | th |
| <sup>†</sup> RFU = 0 during MRS cycle. |                  |          |           |        |          |          |    |          | •            |    |    |
|  |                  |          |           |        |          |          | _  |          |              |    |    |
| Write burst length                     |                  |          |           |        |          |          | В  | urst typ | e            |    |    |
| A9 Length                              |                  |          |           |        |          |          | A3 |          | Туре         |    |    |
| 0 Programmed                           |                  |          |           |        |          |          | 0  | Se       | quential     |    |    |
| burst length                           |                  |          |           |        |          |          | 1  | In       | terleaved    |    |    |
| 1 Single burst                         |                  |          |           |        |          |          |    |          |              |    |    |
|  |                  |          |           |        |          |          |    |          |              |    |    |
| Test mode                              |                  |          |           |        |          |          |    |          |              |    |    |
| A8 A7 Type                             |                  |          |           |        |          |          |    |          |              |    |    |
| 0 0 Mode register set                  |                  |          |           |        |          |          |    |          |              |    |    |
| 0 1 Reserved                           |                  |          |           |        |          |          |    |          |              |    |    |
| 1 0 Reserved                           |                  |          |           |        |          |          |    |          |              |    |    |
| 1 1 Reserved                           |                  |          |           |        |          |          |    |          |              |    |    |
|  |                  |          |           |        |          |          |    |          |              |    |    |

|    | CAS latency |    |          |  |  |  |  |  |  |  |
|----|-------------|----|----------|--|--|--|--|--|--|--|
| A6 | A5          | A4 | Latency  |  |  |  |  |  |  |  |
| 0  | 0           | 0  | Reserved |  |  |  |  |  |  |  |
| 0  | 0           | 1  | Reserved |  |  |  |  |  |  |  |
| 0  | 1           | 0  | 2        |  |  |  |  |  |  |  |
| 0  | 1           | 1  | 3        |  |  |  |  |  |  |  |
| 1  | Х           | Х  | Reserved |  |  |  |  |  |  |  |

|    | Burst length |    |           |          |  |  |  |  |  |  |
|----|--------------|----|-----------|----------|--|--|--|--|--|--|
| A2 | A1           | A0 | BT = 0    | BT = 1   |  |  |  |  |  |  |
| 0  | 0            | 0  | 1         | 1        |  |  |  |  |  |  |
| 0  | 0            | 1  | 2         | 2        |  |  |  |  |  |  |
| 0  | 1            | 0  | 4         | 4        |  |  |  |  |  |  |
| 0  | 1            | 1  | 8         | 8        |  |  |  |  |  |  |
| 1  | 0            | 0  | Reserved  | Reserved |  |  |  |  |  |  |
| 1  | 0            | 1  | Reserved  | Reserved |  |  |  |  |  |  |
| 1  | 1            | 0  | Reserved  | Reserved |  |  |  |  |  |  |
| 1  | 1            | 1  | Full page | Reserved |  |  |  |  |  |  |



# Recommended operating conditions

| Parameter   | Symbol                            | Min              | Max  | Unit |
|---|-----------------------------------|------------------|--|------|
| Supply voltage<br>nput voltage<br>Dutput voltage <sup><math>\ddagger</math></sup><br>nput leakage current<br>Any input OV $\leq V_{IN} \leq V_{CC}$<br>Dutput leakage current<br>DQs are disabled | V <sub>CC</sub> ,V <sub>CCQ</sub> | 3.0              | 3.6  | V    |
| Supply voltage  | GND                               |                  | 0.0  | V    |
| Input voltage   | V <sub>IH</sub>                   | 2.0              | $V_{CC} + 0.3$   | V    |
| input voltage   | V <sub>IL</sub>                   | $-0.3^{\dagger}$ | 0.8  | V    |
| Output voltage <sup>†</sup>   | V <sub>OH</sub>                   | 2.4              | -  | V    |
| ouput vonage  | V <sub>OL</sub>                   | _                | $   \begin{array}{r}     3.6 \\     0.0 \\     V_{CC} + 0.3 \\     0.8 \\     - \\     0.4 \\     +5 \\     +5 \\     +5   \end{array} $ | V    |
| Input leakage current<br>Any input $0V \le V_{IN} \le V_{CC}$   | IL                                | -5               | +5   | uA   |
| Output leakage current DQs are disabled $0V \le V_{OUT} \le V_{CCQ}$  | I <sub>OZ</sub>                   | -5               | +5   | uA   |
| Ambient operating temperature   | T <sub>A</sub>                    | 0                | 70   | °C   |

<sup>†</sup>  $V_{IL}$  min = -1.5V for pulse widths less than 5 ns.

<sup>‡</sup>  $I_{OH} = -2mA$ , and  $I_{OL} = 2mA$ .

Recommended operating conditions apply throughout this document unless otherwise specified.

#### Absolute maximum ratings

| Parameter                     | Symbol                            | Min  | Max  | Unit |
|-------------------------------|-----------------------------------|------|------|------|
| Input voltage                 | V <sub>IN</sub> ,V <sub>OUT</sub> | -1.0 | +4.6 | V    |
| Power supply voltage          | V <sub>CC</sub> ,V <sub>CCQ</sub> | -1.0 | +4.6 | V    |
| Storage temperature (plastic) | T <sub>STG</sub>                  | -55  | +150 | °C   |
| Power dissipation             | P <sub>D</sub>                    | -    | 1    | W    |
| Short circuit output current  | I <sub>OUT</sub>                  | -    | 50   | mA   |

Note: Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### Capacitance

| Parameter                                    | Symbol           | Min | Max | Unit | Notes   |
|--|------------------|-----|-----|------|---------|
| Input capacitance: CLK                       | C <sub>i1</sub>  | 2.5 | 4   | pF   | 1, 2, 3 |
| Input capacitance: All other input-only pins | C <sub>i2</sub>  | 2.5 | 5   | pF   | 1, 2, 4 |
| Input/output capacitance                     | C <sub>I/O</sub> | 4.0 | 6.5 | pF   | 1, 2, 5 |

Notes

1 This parameter is sampled. V\_{CC} = V\_{CCQ} = 3.3V; f = 1MHz; T\_A = 23^{\circ} C; pin under test biased at 1.4V.

2 Max value is specified for -10, -10F, and -8.

3 For -75 part, Max = 3.5 pF.

4 For -75 part, Max = 3.8 pF.

5 For -75 part, Max = 6.0 pF.

|   | v                                      |                  |     | Max |         |       |       |
|---|--|------------------|-----|-----|---------|-------|-------|
| Parameter   |  | Symbol           | -75 | -8  | -10F/10 | Units | Notes |
| Operating current: active mode; but $t_{RC} = t_{RC}$ (min); CAS latency = 3    | st = 2; READ or WRITE;                 | I <sub>DD1</sub> | 115 | 95  | 95      | mA    | 4, 5  |
| Standby current: power-down mode<br>CKE = low                                   | e; all banks idle;                     | I <sub>DD2</sub> | 2   | 2   | 2       | mA    | 4,5   |
| Standby current: active mode; CKE = banks active after $t_{RCD}$ met; no access | I <sub>DD3</sub>                       | 45               | 35  | 35  | mA      | 4, 5  |       |
| Operating current: burst mode; con<br>WRITE; all banks active; CAS latency      |  | I <sub>DD4</sub> | 140 | 130 | 120     | mA    | 4,5   |
| Auto refresh current: CKE = high;   | $t_{RFC} = t_{RFC}(min);$<br>CL = 3    | I <sub>DD5</sub> | 210 | 210 | 190     | mA    | 4, 5  |
| CS# = high  | $t_{RFC} = 15.625 \text{ms};$ $CL = 3$ | I <sub>DD6</sub> | 50  | 50  | 40      | mA    | 4,5   |
| Self-refresh current: $CKE \le 0.2V$  |  | I <sub>DD7</sub> | 1   | 1   | 1       | mA    | 4,5   |

R

Notes

 $\ensuremath{I_{\text{DD}}}$  specifications are tested after proper initialization of the device. 1

 $I_{DD}$  is dependent on output loading and clock cycle time. Values are specified with minimum cycle time and outputs open. 2

 $I_{\mbox{\scriptsize DD}}$  tests have  $V_{\mbox{\scriptsize IL}}=0V$  and  $V_{\mbox{\scriptsize IH}}=3V$ 3

 $I_{DD}$  current will decrease at lower CAS latencies. This is because the lower the latency, the lower the clock cycle time. 4

Address transitions average one transition every two clock cycles. 5



# AC parameters common to all waveforms

|                  |  | CAS     | -7  | /5  | -   | 8   | -1  | OF  | -1  | 10  |      |       |
|------------------|--|---------|-----|-----|-----|-----|-----|-----|-----|-----|------|-------|
| Sym              | Parameter                                | latency | Min | Max | Min | Max | Min | Max | Min | Max | Unit | Notes |
| t <sub>RRD</sub> | Row active to row active delay           |         | 15  | -   | 20  | -   | 20  | -   | 20  | -   | ns   | 1     |
| t <sub>RCD</sub> | RAS to CAS delay time                    |         | 20  | -   | 20  | -   | 20  | -   | 30  | -   | ns   | 1     |
| t <sub>RP</sub>  | Row precharge                            |         | 20  | -   | 20  | -   | 20  | -   | 30  | _   | ns   | 1     |
| t <sub>RAS</sub> | Row active                               |         | 44  | -   | 50  | -   | 50  | _   | 60  | _   | ns   | 1     |
| tRC              | Row cycle time                           |         | 66  | -   | 70  | -   | 70  | -   | 90  | -   | ns   | 1     |
| t <sub>CDL</sub> | Last data in to new column address delay |         | 1   | _   | 1   | _   | 1   | -   | 1   | _   | CLK  | 2     |
| t <sub>RDL</sub> | Last data in to row precharge            |         | 2   | -   | 2   | -   | 2   | -   | 2   | _   | CLK  | 2     |
| t <sub>BDL</sub> | Last data in to burst stop               |         | 1   | -   | 1   | -   | 1   | -   | 1   | -   | CLK  | 2     |
| t <sub>CCD</sub> | Column address to column address delay   |         | 1   | I   | 1   | -   | 1   | -   | 1   | _   | CLK  | 3     |
| +                | CLK cycle time                           | 3       | 7.5 | -   | 8   | -   | 10  | -   | 10  | -   | nc   | 4     |
| t <sub>CK</sub>  | CLK Cycle unie                           | 2       | 10  | -   | 10  | -   | 15  | -   | 15  | -   | ns   | 4     |
| +                | CLK to valid output delay @ 50pF         | 3       | 5.4 | -   | 6   | -   | 6   | -   | 6   | _   | - ns | 4,5,7 |
| t <sub>AC</sub>  | CLK to valid output delay @ 50pr         | 2       | 6   | -   | 6   | -   | 6   | -   | 6   | -   |      | 4,5,7 |
| +.               | Output data hold time @ 50 pF            | 3       | 2.7 | -   | 3   | -   | 3   | -   | 3   | -   | nc   | 4,5,7 |
| t <sub>OH</sub>  | Output data noid time @ 50 pr            | 2       | 3   | -   | 3   | -   | 3   | -   | 3   | _   | ns   | 4,5,7 |
| t <sub>CH</sub>  | CLK high pulse width                     |         | 2.5 | -   | 3   | -   | 3   | -   | 3   | _   | ns   | 6     |
| t <sub>CL</sub>  | CLK low pulse width                      |         | 2.5 | -   | 3   | -   | 3   | -   | 3   | _   | ns   | 6     |
| t <sub>AS</sub>  | Add setup time                           |         | 1.5 | -   | 2   | -   | 2   | -   | 2   | _   | ns   | 6     |
| t <sub>AH</sub>  | Add hold time                            |         | 0.8 | -   | 1   | -   | 1   | -   | 1   | -   | ns   | 6     |
| t <sub>SLZ</sub> | CLK to output in low Z                   |         | 1   | -   | 1   | -   | 1   | -   | 1   | _   | ns   | 5     |
| t <sub>SHZ</sub> | CLK to output in high Z                  | 3       | -   | 6   | -   | 7   | -   | 7   | -   | 7   | ns   |       |
| SHZ              |  | 2       | -   | 6   | -   | 7   | -   | 7   | -   | 7   | 115  |       |
| t <sub>CKH</sub> | CKE hold time                            |         | 0.8 | -   | 1   | -   | 1   | -   | 1   | -   | ns   |       |
| t <sub>CKS</sub> | CKE setup time                           |         | 1.5 | -   | 2   | -   | 2   | -   | 2   | -   | ns   |       |
| t <sub>CMH</sub> | CS, RAS, CAS, WE, DQM hold time          |         | 0.8 | -   | 1   | _   | 1   | -   | 1   | _   | ns   |       |
| t <sub>CMS</sub> | CS, RAS, CAS, WE, DQM setup time         |         | 1.5 | _   | 2   | _   | 2   | -   | 2   | _   | ns   |       |
| t <sub>DH</sub>  | Data in hold time                        |         | 0.8 | -   | 1   | -   | 1   | -   | 1   | _   | ns   |       |
| t <sub>DS</sub>  | Data in setup time                       |         | 1.5 | -   | 2   | -   | 2   | -   | 2   | -   | ns   |       |



# AC parameters common to all waveforms (continued)

|                   |   | CAS     | -75 |     | -8  |     | -10 F |     | -1  | 10  |      |       |
|-------------------|---|---------|-----|-----|-----|-----|-------|-----|-----|-----|------|-------|
| Sym               | Parameter   | latency | Min | Max | Min | Max | Min   | Max | Min | Max | Unit | Notes |
| t <sub>DQD</sub>  | DQM to input data delay                           |         | 1   | -   | 1   | -   | 1     | -   | 1   | -   | CLK  |       |
| t <sub>DQM</sub>  | DQM to data mast during writes                    |         | 0   | -   | 0   | -   | 0     | -   | 0   | -   | CLK  |       |
| t <sub>DQZ</sub>  | DQM to data high Z during<br>reads                |         | 2   | _   | 2   | _   | 2     | _   | 2   | _   | CLK  |       |
| t <sub>DWD</sub>  | Write command to input data delay                 |         | 0   | _   | 0   | _   | 0     | _   | 0   | _   | CLK  |       |
| t <sub>DAL</sub>  | Data-in to active command                         |         | 5   | -   | 5   | -   | 5     | -   | 5   | -   | CLK  |       |
| t <sub>MRD</sub>  | Load mode register to active/<br>refresh command  |         | 1   | _   | 1   | _   | 1     | _   | 1   | _   | CLK  |       |
| t                 | Data-out high Z from                              | 3       | 3   | -   | 3   | -   | 3     | -   | 3   | -   | CLK  | 4     |
| t <sub>ROH</sub>  | precharge/burst stop command                      | 2       | 2   | -   | 2   | -   | 2     | -   | 2   | -   | CLK  | 4     |
| t <sub>CKED</sub> | CKE to CLOCK disable or power-<br>down entry mode |         | 1   | _   | 1   | _   | 1     | _   | 1   | _   | CLK  |       |
| t <sub>PED</sub>  | CKE to clock enable or power-<br>down exit mode   |         | 1   | -   | 1   | _   | 1     | _   | 1   | _   | CLK  |       |

Notes

Minimum clock cycles = (Minimum time / clock cycle time) rounded up. 1

2 Minimum delay required to complete write.

Column address change allowed every cycle. 3

4 Parameters dependent on CAS latency.

5 If clock rising time > 1ns, (tr/2-0.5)ns should be added to parameter.

6 If (tr and tf) > 1ns, [(tr+tf)/2-1]ns should be added to parameter.

7 Outputs measured at 1.5V with 50pF load only without resistive termination.

#### **Burst sequence**

| Burst sequence |         |   |      |        |       |            |   |   |   |  |  |  |
|----------------|---------|---|------|--------|-------|------------|---|---|---|--|--|--|
| Initial        | address |   |      |        |       |            |   |   |   |  |  |  |
| A1             | AO      |   | Sequ | ential | Inter | Interleave |   |   |   |  |  |  |
| 0              | 0       | 0 | 1    | 2      | 3     | 0          | 1 | 2 | 3 |  |  |  |
| 0              | 1       | 1 | 2    | 3      | 0     | 1          | 0 | 3 | 2 |  |  |  |
| 1              | 0       | 2 | 3    | 0      | 1     | 2          | 3 | 0 | 1 |  |  |  |
| 1              | 1       | 3 | 0    | 1      | 2     | 3          | 2 | 1 | 0 |  |  |  |

#### **Burst sequence**

| Burst sequ | ience         |    |   |   |   |      |        |   |   |   |   |   |   |       |       |   | (BL | = 8) |
|------------|---------------|----|---|---|---|------|--------|---|---|---|---|---|---|-------|-------|---|-----|------|
| Ι          | nitial addres | SS |   |   |   |      |        |   |   |   |   |   |   |       |       |   |     |      |
| A2         | A1            | A0 |   |   |   | Sequ | ential |   |   |   |   |   |   | Inter | leave |   |     |      |
| 0          | 0             | 0  | 0 | 1 | 2 | 3    | 4      | 5 | 6 | 7 | 0 | 1 | 2 | 3     | 4     | 5 | 6   | 7    |
| 0          | 0             | 1  | 1 | 2 | 3 | 4    | 5      | 6 | 7 | 0 | 1 | 0 | 3 | 2     | 5     | 4 | 7   | 6    |
| 0          | 1             | 0  | 2 | 3 | 4 | 5    | 6      | 7 | 0 | 1 | 2 | 3 | 0 | 1     | 6     | 7 | 4   | 5    |
| 0          | 1             | 1  | 3 | 4 | 5 | 6    | 7      | 0 | 1 | 2 | 3 | 2 | 1 | 0     | 7     | 6 | 5   | 4    |
| 1          | 0             | 0  | 4 | 5 | 6 | 7    | 0      | 1 | 2 | 3 | 4 | 5 | 6 | 7     | 0     | 1 | 2   | 3    |
| 1          | 0             | 1  | 5 | 6 | 7 | 0    | 1      | 2 | 3 | 4 | 5 | 4 | 7 | 6     | 1     | 0 | 3   | 2    |
| 1          | 1             | 0  | 6 | 7 | 0 | 1    | 2      | 3 | 4 | 5 | 6 | 7 | 4 | 5     | 2     | 3 | 0   | 1    |
| 1          | 1             | 1  | 7 | 0 | 1 | 2    | 3      | 4 | 5 | 6 | 7 | 6 | 5 | 4     | 3     | 2 | 1   | 0    |

# **ALLIANCE SEMICONDUCTOR**



| Command                                | Pin settings  | Description  |
|--|---|--|
| Power up                               |   | <ul> <li>The following sequence must be performed prior to normal operation.</li> <li>Apply power, start clock, and assert CKE and DQM high. All other signals are NOP.</li> <li>After power-up, pause for a minimum of 200µs. CKE/DQM = high; all others NOP.</li> <li>Precharge both banks.</li> <li>Perform Mode Register Set command to initialize mode register.</li> <li>Perform a minimum of 8 auto refresh cycles to stabilize internal circuitry. (Steps 4 and 5 may be interchanged.)</li> </ul>   |
| Mode register set                      | $\overline{CS} = \overline{RAS} = \overline{CAS} = \overline{WE} = low;$<br>A0~A11 = opcode   | The mode register stores the user selected opcode for the SDRAM operating modes. The CAS latency, burst length, burst type, test mode and other vendor specific functions are selected/programmed during the Mode Register Set command cycle. The default setting of the mode register is not defined after power-up. The power-up and mode register set cycle must be executed prior to normal SDRAM operation. Refer to the Mode Register Set table and timing for details.  |
| Device deselect and no operation       | CS = high   | The SDRAM performs a "no operation" (NOP) when RAS, CAS, and $WE =$ high. Since the NOP performs no operation, it may be used as a wait state in performing normal SDRAM functions. The SDRAM is deselected when CS is high. CS high disables the command decoder such that RAS, CAS, WE and address inputs are ignored. Device deselection is also considered a NOP.  |
| Bank activation                        | CS = RAS = low; CAS = WE =<br>high; A0~A10 = row address;<br>BA0~BA1 = bank select  | The SDRAM is configured with four internal banks. Use the Bank Activate command to select a row in one of the idle banks. Initiate a read or write operation after $t_{RCD}$ (min) from the time of bank activation.   |
| Burst read                             | CS = CAS = A10 = low; RAS =<br>WE = high; BA0~BA1 = bank<br>select, A0~A8 = column<br>address; (A9 = don't care for<br>8M×8; A8,A9 = don't care for<br>4M×16) | Use the Burst Read command to access a consecutive burst of data<br>from an active row in an active bank. Burst read can be initiated on<br>any column address of an active row. The burst length, sequence and<br>latency are determined by the mode register setting. The first output<br>data appears after the CAS latency from the read command. The<br>output goes into a high impedance state at the end of the burst<br>(BL = 1,2,4,8) unless a new burst read is initiated to form a gapless<br>output data stream. Terminate the burst with a burst stop command,<br>precharge command to the same bank or another burst read/write. |
| Burst write                            | $RAS = high; A0 \sim A9 = column$<br>address; (A9 = don't care for  | Use the Burst Write command to write data into the SDRAM on<br>consecutive clock cycles to adjacent column addresses. The burst<br>length and addressing mode is determined by the mode register<br>opcode. Input the initial write address in the same clock cycle as the<br>Burst Write command. Terminate the burst with a burst stop<br>command, precharge command to the same bank or another burst<br>read/write.  |
| UDQM/LDQM (×16),<br>DQM (×8) operation |   | Use DQM to mask input and output data on a cycle-by-cycle basis. It disables the output buffers in a read operation and masks input data in a write operation. The output data is invalid 2 clocks after DQM assertion (2 clock latency). Input data is masked on the same clock as DQM assertion (0 clock latency).   |



| Device operation (continued)           |  |  |  |  |  |  |  |  |  |
|--|--|--|--|--|--|--|--|--|--|
| Command                                | Pin Settings   | Description  |  |  |  |  |  |  |  |
| Burst stop                             | $\overline{CS} = \overline{WE} = low; \ \overline{RAS} = \overline{CAS} = high$  | Use burst stop to terminate burst operation. This command may be used to terminate all legal burst lengths.  |  |  |  |  |  |  |  |
| Bank precharge                         | CS = A10 = RAS = WE =<br>low; CAS = high; A11 =<br>bank select; A0~A9 =<br>don't care  | The Bank Precharge command precharges the bank specified by BA0 and BA1. The precharged bank is switched from active to idle state and is ready to be activated again. Assert the precharge command after $t_{RAS}(min)$ of the bank activate command in the specified bank. The precharge operation requires a time of $t_{RP}(min)$ to complete.   |  |  |  |  |  |  |  |
| Precharge all                          | CS = RAS = WE = low;<br>CAS = A10 = high;<br>BA0~BA1 = bank select;<br>A0~A9 = don't care  | The Precharge All command precharges all four banks simultaneously.<br>All four banks are switched to the idle state on precharge completion.  |  |  |  |  |  |  |  |
| Auto precharge                         | $\overline{\text{CS}} = \overline{\text{CAS}} = \overline{\text{WE}} \text{ (write)} = \\ \text{low; } \overline{\text{RAS}} = \overline{\text{WE}} \text{ (read)} = \\ \text{A10} = \text{high; } \text{BA0} \sim \text{BA1} = \\ \text{bank select; } \text{A0} \sim \text{A9} = \\ \text{column address; } (\text{A9} = \\ \text{don't care for } 2\text{M} \times \text{8}; \\ \text{A8,A9} = \text{don't care for} \\ 1\text{M} \times 16) \end{aligned}$ | During auto precharge, the SDRAM adjusts internal timing to satisfy $t_{RAS}$ (min) and $t_{RP}$ for the programmed CAS latency and burst length.<br>Couple the auto precharge with a burst read/write operation by asserting A10 to a high state at the same time the burst read/write commands are issued. At auto precharge completion, the specified bank is switched from active to idle state. Note that no new commands to the bank can be issued until the specified bank achieves the idle state. Auto precharge doesn't work with full-page burst.   |  |  |  |  |  |  |  |
| Clock suspend/power<br>down mode entry | CKE = low  | When CKE is low, the internal clock is frozen or suspended from the<br>next clock cycle and the state of the output and burst address are frozen.<br>If all banks are idle and CKE goes low, the SDRAM enters power down<br>mode at the next clock cycle. When in power down mode, no input<br>commands are acknowledged as long as CKE remains low. To exit power<br>down mode, raise CKE high before the rising edge of CLK.   |  |  |  |  |  |  |  |
| Clock suspend/power<br>down mode exit  | CKE = high   | Resume internal clock operation by asserting CKE high before the rising edge of CLK. Subsequent commands can be issued one clock cycle after the end of the Exit command.  |  |  |  |  |  |  |  |
| Auto refresh                           | $\overline{CS} = \overline{RAS} = \overline{CAS} = low;$<br>$\overline{WE} = CKE = high;$<br>$A0 \sim A11 = don't care$  | SDRAM storage cells must be refreshed every 64ms to maintain data<br>integrity. Use the Auto Refresh command to refresh all rows in all banks<br>of the SDRAM. The row address is provided by an internal counter<br>which increments automatically. Auto refresh can only be asserted when<br>all four banks are idle and the device is not in the power down mode.<br>The time required to complete the auto refresh operation is $t_{RC}$ (min).<br>Use NOPs in the interim until the auto refresh operation is complete.<br>This is the most common refresh mode. It is typically performed once<br>every 15.6us or in a burst of 4096 auto refresh cycles every 64ms. All<br>four banks will be in the idle state after this operation. |  |  |  |  |  |  |  |
| Self refresh                           | $\frac{\text{CS} = \text{RAS} = \text{CAS} = \text{CKE} = \text{low; WE} = \text{high; A0~A11} = \text{don't care}$  | Self refresh is another mode for refreshing SDRAM cells. In this mode, refresh address and timing are provided internally. Self refresh entry is allowed only when all four banks are idle. The internal clock and all input buffers with the exception of CKE are disabled in this mode. Exit self refresh by restarting the external clock and then asserting CKE high. NOP's must follow for a time of $t_{\rm RC}$ (min) for the SDRAM to reach the idle state where normal operation is allowed. If burst auto refresh is used in normal operation, burst 4096 auto refresh cycles immediately after exiting self refresh.  |  |  |  |  |  |  |  |

## Device operation (continued)



## Precharge waveforms

Precharge can be asserted after  $t_{RAS}$  (min). The selected bank will enter the idle state after  $t_{RP}$ . The earliest assertion of the precharge command without losing any burst data is show below.



## Auto precharge waveforms

A10 controls the selection of auto precharge during the read or write command cycle.



\* The row active command of the precharge bank can be issued after t<sub>RP</sub> from this point. At burst read/write with auto precharge, CAS interrupt of the same bank is illegal; other bank is described below.

# **ALLIANCE SEMICONDUCTOR**

#### **Concurrent Auto-P Waveforms**

According to Intel<sup>TM</sup>'s specification, auto-p burst interruption is allowed by another burst provided that the interrupting burst is in a different bank than the ongoing burst.





Bank A Precharge Starts \*







Bank A Precharge Starts \*

 $\ast$  The row active command of the precharge bank can be issued after t  $_{\mbox{RP}}$  from this point.



 $^{\ast}$  The row active command of the precharged bank can be issued after  $t_{\mbox{RP}}$  from this point.



## AS4LC8M8S0 AS4LC4M16S0



 $t_{CCD} = \overline{CAS}$  to  $\overline{CAS}$  delay (= 1 CLK)





 $t_{CCD} = \overline{CAS} \text{ to } \overline{CAS} \text{ delay} \ (= 1 \text{ CLK})$ 

t<sub>CDL</sub> = last address in to new column addres delay (= 1 CLK)

read interrupted by write (CL = 3, BL = 4)



 $^{*}$  To prevent bus contention, maintain a gap between data in and data out.

#### **Burst** termination

Burst operations may be terminated with a Read, Write, Burst Stop, or Precharge command. When Burst Stop is asserted during the read cycle, burst read data is terminated and the data bus goes to High Z after CAS latency. When Burst Stop is asserted during the write cycle, burst write data is terminated and the databus goes to High Z simultaneously.







#### Precharge command

A Precharge command can be used to interrupt burst read/write operation during the read cycle. During RD, burst read is terminated and o/p goes to High Z after CAS latency. The same bank can be activated after  $t_{RP}$ . During write, burst write operation is terminated immediately. Data written two cycles prior to the precharge command will be correctly stored. Set DQM high one cycle before Precharge command and hold it high until Precharge command to mask and avoid writing invalid data.







R

<sup>†</sup> If A10 = High, then BA0/BA1 = don't care; if A10 = bw, then BA0/BA1 = bank select.

#### Self refresh waveform





Power down mode waveform



Enter power down mode by pulling CKE low.

All input/output buffers (except CKE buffer are turned off in power down mode.

When CKE goes high, command input must be equal to no operation at next CLK rising edge.

#### Read/write waveform

(BL = 8, CL = 3)







<sup>†</sup> BA0 and BA1 together determine which bank undergoes operations.

## AS4LC8M8S0 AS4LC4M16S0





<sup>†</sup>BAO and BA1 together determine which bank undergoes operations. AP = internal precharge begins.



<sup>†</sup>BA0 and BA1 together determine which bank undergoes operations.







 $^\dagger$  BA0 and BA1 together determine which bank undergoes operations.

## AS4LC8M8S0 AS4LC4M16S0



(R)

 $^{\dagger}$  BA0 and BA1 together determine which bank undergoes operations. AP = internal precharge begins



## Package dimensions



### AC test conditions

- Input reference levels of VIH = 2.0V and VIL = 0.8V
- Output reference levels = 1.4V
- Input rise and fall times: 2 ns

$$D_{OUTO} \xrightarrow{Z0 = 50W} 50W$$

$$C_{LOAD} = 50 \text{ pF}$$



## Ordering information

| Part                     | -75              | -8              | -10              | -10F              |
|--------------------------|------------------|-----------------|------------------|-------------------|
| TSOP II, 400 mil, 54-pin | AS4LC8M8S0-75TC  | AS4LC8M8S0-8TC  | AS4LC8M8S0-10TC  | AS4LC8M8S0-10FTC  |
| TSOP II, 400 mil, 54-pin | AS4LC4M16S0-75TC | AS4LC4M16S0-8TC | AS4LC4M16S0-10TC | AS4LC4M16S0-10FTC |

#### Part numbering system

| AS4         | LC             | XXXS0                                 | -XX         | Т  | С   |
|-------------|----------------|---------------------------------------|-------------|--|---|
| DRAM prefix | LC = 3.3V CMOS | Device number for<br>synchronous DRAM | 1/frequency | Package (device dependent):<br>TSOP II 400 mil, 54 pin | Commercial temperature<br>range, 0° C to 70 ° C |