


**5V 256K×16 CMOS DRAM (EDO)****Features**

- Organization: 262,144 words × 16 bits
- High speed
 - 30/35/50 ns $\overline{\text{RAS}}$ access time
 - 16/18/25 ns column address access time
 - 7/10/10/10 ns $\overline{\text{CAS}}$ access time
- Low power consumption
 - Active: 500 mW max (AS4C256K16E0-25)
 - Standby: 3.6 mW max, CMOS I/O (AS4C256K16E0-25)
- EDO page mode

- Refresh
 - 512 refresh cycles, 8 ms refresh interval
 - $\overline{\text{RAS}}$ -only or $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh or self-refresh
 - Self-refresh option is available for new generation device only. Contact Alliance for more information.
- Read-modify-write
- TTL-compatible, three-state I/O
- JEDEC standard packages
 - 400 mil, 40-pin SOJ
 - 400 mil, 40/44-pin TSOP II
- 5V power supply
- Latch-up current > 200 mA

Pin arrangement**Pin designation**

Pin(s)	Description
A0 to A8	Address inputs
$\overline{\text{RAS}}$	Row address strobe
I/O0 to I/O15	Input/output
$\overline{\text{OE}}$	Output enable
$\overline{\text{UCAS}}$	Column address strobe, upper byte
$\overline{\text{LCAS}}$	Column address strobe, lower byte
$\overline{\text{WE}}$	Read/write control
V _{CC}	Power (5V ± 0.5V)
GND	Ground

Selection guide

	Symbol	AS4C256K16E0-30	AS4C256K16E0-35	AS4C256K16E0-50	Unit
Maximum $\overline{\text{RAS}}$ access time	t_{RAC}	30	35	50	ns
Maximum column address access time	t_{CAA}	16	18	25	ns
Maximum $\overline{\text{CAS}}$ access time	t_{CAC}	10	10	10	ns
Maximum output enable ($\overline{\text{OE}}$) access time	t_{OEA}	10	10	10	ns
Minimum read or write cycle time	t_{RC}	65	70	85	ns
Minimum EDO page mode cycle time	t_{PC}	12	14	25	ns
Maximum operating current	I _{CC1}	180	160	140	mA
Maximum CMOS standby current	I _{CC2}	2.0	2.0	2.0	mA

Shaded areas contain advance information.



Functional description

The AS4C256K16E0 is a high performance 4 megabit CMOS Dynamic Random Access Memory (DRAM) organized as 262,144 words by 16 bits. The AS4C256K16E0 is fabricated with advanced CMOS technology and designed with innovative design techniques resulting in high speed, extremely low power and wide operating margins at component and system levels.


The AS4C256K16E0 features a high speed page mode operation in which high speed read, write and read-write are performed on any of the 512×16 bits defined by the column address. The asynchronous column address uses an extremely short row address capture time to ease the system level timing constraints associated with multiplexed addressing. Very fast $\overline{\text{CAS}}$ to output access time eases system design.

Refresh on the 512 address combinations of A0 to A8 during an 8 ms period is accomplished by performing any of the following:

- $\overline{\text{RAS}}$ -only refresh cycles
- Hidden refresh cycles
- $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycles
- Normal read or write cycles
- Self-refresh cycles*

The AS4C256K16E0 is available in standard 40-pin plastic SOJ and 40/44-pin TSOP II packages compatible with widely available automated testing and insertion equipment. System level features include single power supply of $5V \pm 0.5V$ tolerance and direct interface with TTL logic families.

Logic block diagram



Recommended operating conditions

($T_a = 0^\circ\text{C}$ to $+70^\circ\text{C}$)

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	V_{CC}	4.5	5.0	5.5	V
	GND	0.0	0.0	0.0	V
Input voltage	V_{IH}	2.4	—	$V_{CC} + 1$	V
	V_{IL}	-1.0	—	0.8	V

*Self-refresh option is available for new generation device only. Contact Alliance for more information.



Absolute maximum ratings

Parameter	Symbol	Min	Max	Unit
Input voltage	V_{in}	-1.0	+7.0	V
Output voltage	V_{out}	-1.0	+7.0	V
Power supply voltage	V_{CC}	-1.0	+7.0	V
Operating temperature	T_{OPR}	0	+70	°C
Storage temperature (plastic)	T_{STG}	-55	+150	°C
Soldering temperature × time	T_{SOLDER}	—	260×10	°C × sec
Power dissipation	P_D	—	1	W
Short circuit output current	I_{out}	—	50	mA
Latch-up current		200	—	mA

NOTE: Stresses greater than those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC electrical characteristics

Parameter	Symbol	Test conditions	-30		-35		-50		Unit	Note
			Min	Max	Min	Max	Min	Max		
Input leakage current	I_{IL}	$0V \leq V_{in} \leq +5.5V$ pins not under test = 0V	-10	10	-10	10	-10	10	μA	
Output leakage current	I_{OL}	D_{OUT} disabled, $0V \leq V_{out} \leq +5.5V$	-10	10	-10	10	-10	10	μA	
Operating power supply current	I_{CC1}	$\overline{RAS}$, $\overline{UCAS}$, $\overline{LCAS}$, address cycling; $t_{RC} = \min$	—	180	—	160	—	140	mA	1,2
TTL standby power supply current	I_{CC2}	$\overline{RAS} = \overline{UCAS} = \overline{LCAS} = V_{IH}$	—	2.0	—	2.0	—	2.0	mA	
Average power supply current, $\overline{RAS}$ refresh mode	I_{CC3}	$\overline{RAS}$ cycling, $\overline{UCAS} = \overline{LCAS} = V_{IH}$, $t_{RC} = \min$	—	200	—	190	—	140	mA	1
EDO page mode average power supply current	I_{CC4}	$\overline{RAS} = \overline{UCAS} = \overline{LCAS} = V_{IL}$, address cycling: $t_{SC} = \min$	—	190	—	180	—	70	mA	1,2
CMOS standby power supply current	I_{CC5}	$\overline{RAS} = \overline{UCAS} = \overline{LCAS} = V_{CC} - 0.2V$	—	1.0	—	1.0	—	1.0	mA	
$\overline{CAS}$ -before- $\overline{RAS}$ refresh power supply current	I_{CC6}	$\overline{RAS}$, $\overline{UCAS}$, $\overline{LCAS}$, cycling; $t_{RC} = \min$	—	200	—	190	—	140	mA	1
Output Voltage	V_{OH}	$I_{OUT} = -5.0 \text{ mA}$	2.4	—	2.4	—	2.4	—	V	
	V_{OL}	$I_{OUT} = 4.2 \text{ mA}$	—	0.4	—	0.4	—	0.4	V	
Self refresh current	I_{CC7}	$\overline{RAS} = \overline{UCAS} = \overline{LCAS} = V_{IL}$, $\overline{WE} = \overline{OE} = A0-A8 = V_{CC} - 0.2V$, $DQ0-DQ15 = V_{CC} - 0.2V$, 0.2V are open	—	2.0	—	2.0	—	2.0	mA	

Shaded areas contain advance information.



AC parameters common to all waveforms

Std Symbol	Parameter	-30		-35		-50		Unit	Notes
		Min	Max	Min	Max	Min	Max		
t _{RC}	Random read or write cycle time	65	—	70	—	85	—	ns	
t _{RP}	$\overline{\text{RAS}}$ precharge time	25	—	25	—	25	—	ns	
t _{RAS}	$\overline{\text{RAS}}$ pulse width	30	75K	35	75K	50	75K	ns	
t _{CAS}	$\overline{\text{CAS}}$ pulse width	5	—	6	—	10	—	ns	
t _{RCD}	$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	15	20	16	24	15	35	ns	6
t _{RAD}	$\overline{\text{RAS}}$ to column address delay time	10	14	11	17	15	25	ns	7
t _{RSH(R)}	$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ hold time (read cycle)	10	—	10	—	10	—	ns	
t _{CSH}	$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ hold time	30	—	35	—	50	—	ns	
t _{CRP}	$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	5	—	5	—	5	—	ns	
t _{ASR}	Row address setup time	0	—	0	—	0	—	ns	
t _{RAH}	Row address hold time	5	—	6	—	9	—	ns	
t _T	Transition time (rise and fall)	1.5	50	1.5	50	3	50	ns	4,5
t _{REF}	Refresh period	—	8	—	8	—	8	ms	3
t _{CLZ}	$\overline{\text{CAS}}$ to output in low Z	0	—	0	—	3	—	ns	8

Shaded areas contain advance information.

Read cycle

Std Symbol	Parameter	-30		-35		-50		Unit	Notes
		Min	Max	Min	Max	Min	Max		
t _{RAC}	Access time from $\overline{\text{RAS}}$	—	30	—	35	—	50	ns	6
t _{CAC}	Access time from $\overline{\text{CAS}}$	—	10	—	10	—	10	ns	6,13
t _{AA}	Access time from address	—	16	—	18	—	25	ns	7,13
t _{AR(R)}	Column add hold from $\overline{\text{RAS}}$	26	—	28	—	30	—	ns	
t _{RCS}	Read command setup time	0	—	0	—	0	—	ns	
t _{RCH}	Read command hold time to $\overline{\text{CAS}}$	0	—	0	—	0	—	ns	9
t _{RRH}	Read command hold time to $\overline{\text{RAS}}$	0	—	0	—	0	—	ns	9
t _{RAL}	Column address to $\overline{\text{RAS}}$ Lead time	16	—	18	—	25	—	ns	
t _{CPN}	$\overline{\text{CAS}}$ precharge time	3	—	4	—	5	—	ns	
t _{OFF}	Output buffer turn-off time	0	8	0	8	0	8	ns	8,10

Shaded areas contain advance information.



Write cycle

Std Symbol	Parameter	-30		-35		-50		Unit	Notes
		Min	Max	Min	Max	Min	Max		
t_{ASC}	Column address setup time	0	—	0	—	0	—	ns	
t_{CAH}	Column address hold time	5	—	5	—	9	—	ns	
t_{AWR}	Column address hold time to $\overline{RAS}$	26	—	28	—	30	—	ns	
t_{WCS}	Write command setup time	0	—	0	—	0	—	ns	11
t_{WCH}	Write command hold time	5	—	5	—	9	—	ns	11
t_{WCR}	Write command hold time to $\overline{RAS}$	26	—	28	—	30	—	ns	
t_{WP}	Write command pulse width	5	—	5	—	9	—	ns	
t_{RWL}	Write command to $\overline{RAS}$ lead time	10	—	11	—	12	—	ns	
t_{CWL}	Write command to $\overline{CAS}$ lead time	10	—	11	—	12	—	ns	
t_{DS}	Data-in setup time	0	—	0	—	0	—	ns	12
t_{DH}	Data-in hold time	5	—	5	—	9	—	ns	12
t_{DHR}	Data-in hold time to $\overline{RAS}$	26	—	28	—	30	—	ns	

Shaded areas contain advance information.

Read-modify-write cycle

Std Symbol	Parameter	-30		-35		-50		Unit	Notes
		Min	Max	Min	Max	Min	Max		
t_{RWC}	Read-write cycle time	100	—	105	—	120	—	ns	
t_{RWD}	$\overline{RAS}$ to $\overline{WE}$ delay time	50	—	54	—	60	—	ns	11
t_{CWD}	$\overline{CAS}$ to $\overline{WE}$ delay time	26	—	28	—	30	—	ns	11
t_{AWD}	Column address to $\overline{WE}$ delay time	32	—	35	—	40	—	ns	11
$t_{RSH(W)}$	$\overline{CAS}$ to $\overline{RAS}$ hold time (write)	10	—	10	—	12	—	ns	
$t_{CAS(W)}$	$\overline{CAS}$ pulse width (write)	15	—	15	—	15	—	ns	

Shaded areas contain advance information.



EDO page mode cycle

Std Symbol	Parameter	-30		-35		-50		Unit	Notes
		Min	Max	Min	Max	Min	Max		
t _{PC}	Read or write cycle time	12	—	14	—	25	—	ns	14
t _{CAP}	Access time from $\overline{\text{CAS}}$ precharge	—	19	—	21	—	23	ns	13
t _{CP}	$\overline{\text{CAS}}$ precharge time	3	—	4	—	5	—	ns	
t _{PCM}	EDO page mode RMW cycle	56	—	58	—	60	—	ns	
t _{CRW}	Page mode $\overline{\text{CAS}}$ pulse width (RMW)	44	—	46	—	50	—	ns	
t _{RASP}	$\overline{\text{RAS}}$ pulse width	30	75K	35	75K	50	75K	ns	

Shaded areas contain advance information.

Refresh cycle

Std Symbol	Parameter	-30		-35		-50		Unit	Notes
		Min	Max	Min	Max	Min	Max		
t _{CSR}	$\overline{\text{CAS}}$ setup time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$)	10	—	10	—	10	—	ns	3
t _{CHR}	$\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$)	7	—	8	—	10	—	ns	3
t _{RPC}	$\overline{\text{RAS}}$ precharge to $\overline{\text{CAS}}$ hold time	0	—	0	—	0	—	ns	
t _{CPT}	$\overline{\text{CAS}}$ precharge time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ counter test)	8	—	8	—	8	—	ns	

Shaded areas contain advance information.

Output enable

Std Symbol	Parameter	-30		-35		-50		Unit	Notes
		Min	Max	Min	Max	Min	Max		
t _{ROH}	$\overline{\text{RAS}}$ hold time referenced to $\overline{\text{OE}}$	5	—	5	—	5	—	ns	
t _{OEA}	$\overline{\text{OE}}$ access time	—	10	—	10	—	10	ns	
t _{OED}	$\overline{\text{OE}}$ to data delay	5	—	5	—	8	—	ns	
t _{OEZ}	Output buffer turnoff delay from $\overline{\text{OE}}$	—	8	—	8	—	8	ns	8
t _{OEH}	$\overline{\text{OE}}$ command hold time	8	—	8	—	8	—	ns	

Shaded areas contain advance information.

Self refresh cycle

Std Symbol	Parameter	-30		-35		-50		Unit	Notes
		Min	Max	Min	Max	Min	Max		
t _{RASS}	$\overline{\text{RAS}}$ pulse width (CBR self refresh)	100K	—	100K	—	100K	—	ns	
t _{RPS}	$\overline{\text{RAS}}$ precharge time (CBR self refresh)	85	—	85	—	85	—	ns	
t _{CHS}	$\overline{\text{CAS}}$ hold time (CBR self refresh)	30	—	30	—	30	—	ns	

Shaded areas contain advance information.



Notes

- 1 I_{CC1} , I_{CC3} , I_{CC4} , and I_{CC6} depend on cycle rate.
- 2 I_{CC1} and I_{CC4} depend on output loading. Specified values are obtained with the output open.
- 3 An initial pause of 200 μ s is required after power-up followed by any 8 $\overline{\text{RAS}}$ cycles before proper device operation is achieved. In the case of an internal refresh counter, a minimum of 8 $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ initialization cycles instead of 8 $\overline{\text{RAS}}$ cycles are required. 8 initialization cycles are required after extended periods of bias without clocks (greater than 8 ms).
- 4 AC Characteristics assume $t_T = 5$ ns. All AC parameters are measured with a load equivalent to two TTL loads and 60 pF, $V_{IL}(\text{min}) \geq \text{GND}$ and $V_{IH}(\text{max}) \leq V_{CC}$.
- 5 $V_{IH}(\text{min})$ and $V_{IL}(\text{max})$ are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} .
- 6 Operation within the $t_{\text{RCD}}(\text{max})$ limit insures that $t_{\text{RAC}}(\text{max})$ can be met. $t_{\text{RCD}}(\text{max})$ is specified as a reference point only. If t_{RCD} is greater than the specified $t_{\text{RCD}}(\text{max})$ limit, then access time is controlled exclusively by t_{CAC} .
- 7 Operation within the $t_{\text{RAD}}(\text{max})$ limit insures that $t_{\text{RAC}}(\text{max})$ can be met. $t_{\text{RAD}}(\text{max})$ is specified as a reference point only. If t_{RAD} is greater than the specified $t_{\text{RAD}}(\text{max})$ limit, then access time is controlled exclusively by t_{AA} .
- 8 Assumes three state test load (5 pF and a 380 Ω Thevenin equivalent).
- 9 Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
- 10 $t_{\text{OFF}}(\text{max})$ defines the time at which the output achieves the open circuit condition; it is not referenced to output voltage levels.
- 11 t_{WCS} , t_{WCH} , t_{RWD} , t_{CWD} and t_{AWD} are not restrictive operating parameters. They are included in the datasheet as electrical characteristics only. If $t_{\text{WS}} \geq t_{\text{WS}}(\text{min})$ and $t_{\text{WH}} \geq t_{\text{WH}}(\text{min})$, the cycle is an early write cycle and data out pins will remain open circuit, high impedance, throughout the cycle. If $t_{\text{RWD}} \geq t_{\text{RWD}}(\text{min})$, $t_{\text{CWD}} \geq t_{\text{CWD}}(\text{min})$ and $t_{\text{AWD}} \geq t_{\text{AWD}}(\text{min})$, the cycle is a read-write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is satisfied, the condition of the data out at access time is indeterminate.
- 12 These parameters are referenced to $\overline{\text{CAS}}$ leading edge in early write cycles and to $\overline{\text{WE}}$ leading edge in read-write cycles.
- 13 Access time is determined by the longest of t_{CAA} or t_{CAC} or t_{CAP}
- 14 $t_{\text{ASC}} \geq t_{\text{CP}}$ to achieve $t_{\text{PC}}(\text{min})$ and $t_{\text{CAP}}(\text{max})$ values.
- 15 These parameters are sampled and not 100% tested.

Key to switching waveform



Undefined/don't care




Rising input




Falling input

Read cycle waveform






Upper byte read cycle waveform




Lower byte read cycle waveform






Early write cycle waveform




Upper byte early write cycle waveform






Lower byte early write cycle waveform




Write cycle waveform






Upper byte write cycle waveform


($\overline{OE}$ controlled)

Lower byte write cycle waveform

($\overline{OE}$ controlled)




Read-modify-write cycle waveform






Upper byte read-modify-write cycle waveform






Lower byte read-modify-write cycle waveform






EDO page mode read cycle waveform




EDO page mode byte read cycle waveform






EDO page mode early write cycle waveform



EDO page mode byte early write cycle waveform



 WIRTSCHAFTS UNIVERSITÄT WIEN VIENNA UNIVERSITY OF ECONOMICS AND BUSINESS



$\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycle waveform ($\overline{\text{WE}} = V_{\text{IH}}$)

$\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycle waveform ($\overline{\text{WE}} = V_{\text{IH}}$)




RAS only refresh cycle waveform ($\overline{\text{WE}} = \overline{\text{OE}} = V_{\text{IH}}$ or V_{IL})

RAS only refresh cycle waveform ($\overline{\text{WE}} = \overline{\text{OE}} = V_{\text{IH}}$ or V_{IL})






EDO page mode byte read-modify-write cycle






Hidden refresh cycle (read) waveform




Hidden refresh cycle (write) waveform






CAS-before-RAS refresh counter test cycle waveform



















CAS-before-RAS self refresh cycle




Typical DC and AC characteristics








Package dimensions



44-pin TSOP II

	Min (mm)	Max (mm)
A		1.2
A ₁	0.05	
A ₂	0.95	1.05
b	0.30	0.45
c	0.127 (typical)	
d	18.28	18.54
E	10.03	10.29
H _e	11.56	11.96
e	0.80 (typical)	
l	0.40	0.60

40-pin SOJ
400 mil

	Min	Max
A	0.128	0.148
A ₁	0.025	-
A ₂	1.105	1.115
B	0.026	0.032
b	0.015	0.020
c	0.007	0.013
D	1.020	1.035
E	0.370 (typical)	
E ₁	0.390	0.410
E ₂	0.435	0.445
e	0.050 (typical)	

Capacitance

$f = 1 \text{ MHz}$, $T_a = \text{room temperature}$, $V_{CC} = 5V \pm 0.5V$

Parameter	Symbol	Signals	Test conditions	Max	Unit
Input capacitance	C_{IN1}	A0 to A8	$V_{in} = 0V$	5	pF
	C_{IN2}	$\overline{RAS}$, $\overline{UCAS}$, $\overline{ICAS}$, $\overline{WE}$, $\overline{OE}$	$V_{in} = 0V$	7	pF
I/O capacitance	$C_{I/O}$	I/O0 to I/O15	$V_{in} = V_{out} = 0V$	7	pF

Ordering codes

Package \ Access time	30 ns	35 ns	50 ns
Plastic SOJ, 400 mil, 40-pin	AS4C256K16E0-30JC	AS4C256K16E0-35JC	AS4C256K16E0-50JC
TSOP II, 400 mil, 40/44-pin			AS4C256K16E0-50TC

Shaded areas contain advance information.

Part numbering system

AS4C	256K16E0	-XX	X	C
DRAM prefix	Device number	$\overline{RAS}$ access time	Package: J = SOJ T = TSOP II	Commercial temperature range, 0°C to 70 °C



© Copyright Alliance Semiconductor Corporation. All rights reserved. Our three-point logo, our name and Intelliwatt are trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their respective companies. Alliance reserves the right to make changes to this document and its products at any time without notice. Alliance assumes no responsibility for any errors that may appear in this document. The data contained herein represents Alliance's best data and/or estimates at the time of issuance. Alliance reserves the right to change or correct this data at any time, without notice. If the product described herein is under development, significant changes to these specifications are possible. The information in this product data sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any guarantee or warranty to any user or customer. Alliance does not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to the sale and/or use of Alliance products including liability or warranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual property rights, except as express agreed to in Alliance's Terms and Conditions of Sale (which are available from Alliance). All sales of Alliance products are made exclusively according to Alliance's Terms and Conditions of Sale. The purchase of products from Alliance does not convey a license under any patent rights, copyrights, mask works rights, trademarks, or any other intellectual property rights of Alliance or third parties. Alliance does not authorize its products for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of Alliance products in such life-supporting systems implies that the manufacturer assumes all risk of such use and agrees to indemnify Alliance against all claims arising from such use.