





APT10030L2VFR

1000V 33A 0.300Ω

POWER MOS V®

FREDFET

Power MOS V® is a new generation of high voltage N-Channel enhancement mode power MOSFETs. This new technology minimizes the JFET effect, increases packing density and reduces the on-resistance. Power MOS V® also achieves faster switching speeds through optimized gate layout.



- TO-264 MAX Package
- Faster Switching
- Lower Leakage
- 100% Avalanche Tested
- Fast Recovery Body Diode

MAXIMUM RATINGS

All Ratings: $T_C = 25^\circ\text{C}$ unless otherwise specified.

Symbol	Parameter	APT10030L2VFR	UNIT
V_{DSS}	Drain-Source Voltage	1000	Volts
I_D	Continuous Drain Current @ $T_C = 25^\circ\text{C}$	33	Amps
I_{DM}	Pulsed Drain Current ^①	132	
V_{GS}	Gate-Source Voltage Continuous	± 30	Volts
V_{GSM}	Gate-Source Voltage Transient	± 40	
P_D	Total Power Dissipation @ $T_C = 25^\circ\text{C}$	830	Watts
	Linear Derating Factor	6.67	W/ $^\circ\text{C}$
T_J, T_{STG}	Operating and Storage Junction Temperature Range	-55 to 150	$^\circ\text{C}$
T_L	Lead Temperature: 0.063" from Case for 10 Sec.	300	
I_{AR}	Avalanche Current ^① (Repetitive and Non-Repetitive)	33	Amps
E_{AR}	Repetitive Avalanche Energy ^①	50	mJ
E_{AS}	Single Pulse Avalanche Energy ^④	3200	

STATIC ELECTRICAL CHARACTERISTICS

Symbol	Characteristic / Test Conditions	MIN	TYP	MAX	UNIT
BV_{DSS}	Drain-Source Breakdown Voltage ($V_{GS} = 0\text{V}$, $I_D = 250\mu\text{A}$)	1000			Volts
$I_{D(on)}$	On State Drain Current ^② ($V_{DS} > I_{D(on)} \times R_{DS(on)}$ Max, $V_{GS} = 10\text{V}$)	33			Amps
$R_{DS(on)}$	Drain-Source On-State Resistance ^② ($V_{GS} = 10\text{V}$, 0.5 $I_{D(\text{Cont.})}$)			0.300	Ohms
I_{DSS}	Zero Gate Voltage Drain Current ($V_{DS} = V_{DSS}$, $V_{GS} = 0\text{V}$)			250	μA
	Zero Gate Voltage Drain Current ($V_{DS} = 0.8 V_{DSS}$, $V_{GS} = 0\text{V}$, $T_C = 125^\circ\text{C}$)			1000	
I_{GSS}	Gate-Source Leakage Current ($V_{GS} = \pm 30\text{V}$, $V_{DS} = 0\text{V}$)			± 100	nA
$V_{GS(th)}$	Gate Threshold Voltage ($V_{DS} = V_{GS}$, $I_D = 5\text{mA}$)	2		4	Volts

CAUTION: These Devices are Sensitive to Electrostatic Discharge. Proper Handling Procedures Should Be Followed.

APT Website - <http://www.advancedpower.com>

USA	405 S.W. Columbia Street	Bend, Oregon 97702-1035	Phone: (541) 382-8028	FAX: (541) 388-0364
EUROPE	Chemin de Magret	F-33700 Mérignac - France	Phone: (33) 5 57 92 15 15	FAX: (33) 5 56 47 97 61

DYNAMIC CHARACTERISTICS

APT10030L2VFR

Symbol	Characteristic	Test Conditions	MIN	TYP	MAX	UNIT
C_{iss}	Input Capacitance	$V_{GS} = 0V$ $V_{DS} = 25V$ $f = 1\text{ MHz}$		10600		pF
C_{oss}	Output Capacitance			1010		
C_{rss}	Reverse Transfer Capacitance			520		
Q_g	Total Gate Charge ③	$V_{GS} = 10V$ $V_{DD} = 0.5 V_{DSS}$ $I_D = I_D[\text{Cont.}] @ 25^\circ C$		600		nC
Q_{gs}	Gate-Source Charge			41		
Q_{gd}	Gate-Drain ("Miller") Charge			275		
$t_d(\text{on})$	Turn-on Delay Time	$V_{GS} = 15V$ $V_{DD} = 0.5 V_{DSS}$ $I_D = I_D[\text{Cont.}] @ 25^\circ C$ $R_G = 0.6\Omega$		19		ns
t_r	Rise Time			25		
$t_d(\text{off})$	Turn-off Delay Time			90		
t_f	Fall Time			12		

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

Symbol	Characteristic / Test Conditions	MIN	TYP	MAX	UNIT
I_S	Continuous Source Current (Body Diode)			33	Amps
I_{SM}	Pulsed Source Current ① (Body Diode)			132	
V_{SD}	Diode Forward Voltage ② ($V_{GS} = 0V$, $I_S = -I_D[\text{Cont.}]$)			1.3	Volts
dv/dt	Peak Diode Recovery dv/dt ⑤			5	V/ns
t_{rr}	Reverse Recovery Time ($I_S = -I_D[\text{Cont.}]$, $di/dt = 100A/\mu s$)	$T_j = 25^\circ C$		310	ns
		$T_j = 125^\circ C$		625	
Q_{rr}	Reverse Recovery Charge ($I_S = -I_D[\text{Cont.}]$, $di/dt = 100A/\mu s$)	$T_j = 25^\circ C$		2.0	μC
		$T_j = 125^\circ C$		6.0	
I_{RRM}	Peak Recovery Current ($I_S = -I_D[\text{Cont.}]$, $di/dt = 100A/\mu s$)	$T_j = 25^\circ C$		15	Amps
		$T_j = 125^\circ C$		26	

THERMAL CHARACTERISTICS

Symbol	Characteristic	MIN	TYP	MAX	UNIT
$R_{\theta JC}$	Junction to Case			0.15	°C/W
$R_{\theta JA}$	Junction to Ambient			40	

① Repetitive Rating: Pulse width limited by maximum junction temperature.


③ See MIL-STD-750 Method 3471

④ Starting $T_j = +25^\circ C$, $L = 5.88mH$, $R_G = 25\Omega$, Peak $I_L = 33A$

② Pulse Test: Pulse width < 380 μs , Duty Cycle < 2%

APT Reserves the right to change, without notice, the specifications and information contained herein.

TO-264 MAX™(L2) Package Outline



Dimensions in Millimeters and (Inches)

APT's devices are covered by one or more of the following U.S.patents: 4,895,810 5,045,903 5,089,434 5,182,234 5,019,522 5,262,336
5,256,583 4,748,103 5,283,202 5,231,474 5,434,095 5,528,058