

## 600mA Linear Regulator for DC Fan Speed Control

### Features

- **Low Dropout Voltage: 220mV (Typical) @ 600mA**
- **Low Quiescent Current: 140mA**
- **Enable/Shutdown Function**
- **Output Voltage / VSET Voltage: 1.6 times**
- **Stable with Low ESR Ceramic Capacitors**
- **Over-Temperature Protection**
- **Current-Limit Protection with Foldback Current**
- **Internal Soft-Start**
- **SOP-8 Package**
- **Lead Free and Green Devices Available  
(RoHS Compliant)**


### General Description

The APL5605 is a low quiescent current and low dropout linear regulator which is designed to power a DC fan and delivers up to 600mA output current. The output voltage follows the 1.6 times of VSET voltage and typical dropout voltage is only 220mV (typical) at 600mA output current. The APL5605 with low 140µA quiescent current is ideal for battery-powered system appliances and stable with a 2.2µF ceramic output capacitor. The features of current-limit (with foldback current) and over-temperature protection protect the device against current over-loads and over temperature. The APL5605 is available in a SOP-8 package.

### Applications

- **Notebook Fan Driver**
- **Motherboards**
- **PC Peripherals**
- **Battery-Powered System**

### Simplified Application Circuit




### Ordering and Marking Information

APL5605	□□-□□□	Assembly Material	Package Code K : SOP-8
		Handling Code	Operating Ambient Temperature Range I : -40 to 85 °C
		Temperature Range	Handling Code TR : Tape & Reel
		Package Code	Assembly Material G : Halogen and Lead Free Device
APL5605 K :	APL5605 XXXXX		XXXXX - Date Code

Note: ANPEC lead-free products contain molding compounds/die attach materials and 100% matte tin plate termination finish; which are fully compliant with RoHS. ANPEC lead-free products meet or exceed the lead-free requirements of IPC/JEDEC J-STD-020C for MSL classification at lead-free peak reflow temperature. ANPEC defines "Green" to mean lead-free (RoHS compliant) and halogen free (Br or Cl does not exceed 900ppm by weight in homogeneous material and total of Br and Cl does not exceed 1500ppm by weight).

ANPEC reserves the right to make changes to improve reliability or manufacturability without notice, and advise customers to obtain the latest version of relevant information to verify before placing orders.

## Pin Configuration



## Absolute Maximum Ratings (Note 1)

Symbol	Parameter	Rating	Unit
$V_{IN}$	$V_{IN}$ to GND	-0.3 ~ 6.5	V
$V_{EN}$	$EN$ to GND	-0.3 ~ $V_{IN}+0.3$	V
$V_{OUT}$	$V_{OUT}$ to GND	-0.3 ~ $V_{IN}+0.3$	V
$T_J$	Maximum Junction Temperature	150	°C
$P_D$	Power Dissipation	Internally Limited	
$T_{STG}$	Storage Temperature Range	-65 ~ 150	°C
$T_{SDR}$	Maximum Lead Temperature, 10 Seconds	260	°C

Note 1: Stresses beyond the absolute maximum rating may damage the device and exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Thermal Characteristics

Symbol	Parameter	Typical Value	Unit
$\theta_{JA}$	Junction to Ambient Thermal Resistance <sup>(Note 2)</sup> SOP-8	80	°C/W

Note 2:  $\theta_{JA}$  is measured with the component mounted on a high effective thermal conductivity test board in Free Air.

## Recommended Operating Conditions

Symbol	Parameter	Range	Unit
$V_{IN}$	$V_{IN}$ to GND	3 ~ 6	V
$V_{EN}$	$EN$ to GND	0 ~ $V_{IN}$	V
$V_{OUT}$	$V_{OUT}$ to GND	0 ~ $V_{IN}-V_{DROP}$	V
$V_{SET}$	$V_{SET}$ to GND	0 ~ 3.3	V
$I_{OUT}$	Output Current	0 ~ 0.6	A
$C_{IN}$	Input Capacitor	0.82 ~ 470	$\mu F$
$C_{OUT}$	Output Capacitor	1 ~ 330	
$T_J$	Junction Temperature	-40 ~ 125	°C
$T_A$	Ambient Temperature	-40 ~ 85	°C







## Electrical Characteristics

Refer to the typical application circuit.  $V_{IN} = 5V$ ,  $V_{EN} = V_{IN}$ ,  $I_{OUT} = 1mA \sim 600mA$ ,  $T_J = -40$  to  $125^{\circ}C$ ,  $T_A = -40$  to  $85^{\circ}C$ , unless otherwise specified. Typical values are at  $T_A = 25^{\circ}C$ .

Symbol	Parameter	Test Conditions	APL5605			Unit
			Min.	Typ.	Max.	
<b>SUPPLY VOLTAGE</b>						
$V_{IN}$	Input Voltage		3	-	6	V
<b>SUPPLY CURRENT</b>						
$I_Q$	Quiescent Current	$V_{EN} = 0V$	-	-	1	$\mu A$
		$V_{EN} = 5V$ , $I_{OUT} = 0A$	-	140	200	$\mu A$
<b>UNDER-VOLTAGE-LOCKOUT (UVLO)</b>						
	VIN UVLO Threshold	$V_{IN}$ rising	2.1	2.5	2.9	V
	VIN UVLO Hysteresis		-	0.15	-	V
<b>OUTPUT VOLTAGE</b>						
	VOUT Voltage / VSET Voltage	$T_J = 25^{\circ}C$ , $V_{IN}=5.5V$ , $I_{OUT}=1mA$ , $V_{SET}=3.3V$	1.552	1.6	1.648	V/V
	VOUT Voltage / VSET Voltage	$T_J = 40 \sim 125^{\circ}C$ , $V_{IN}=5.5V$ , $I_{OUT}=1mA$ , $V_{SET}=1 \sim 3.3V$	1.504	1.6	1.696	V/V
	VSET Pin Current	$V_{SET}=5V$	-	0.05	1	$\mu A$
	Load Regulation	$I_{OUT} = 1mA$ to $600mA$	-	60	100	mV
$V_{DROP}$	Dropout Voltage	$I_{OUT}=600mA$ , $V_{OUT}=5V$	-	200	320	mV
<b>PROTECTION AND SOFT-START</b>						
	Output Current Limit		700	-	-	mA
	Thermal Shutdown Temperature		-	150	-	$^{\circ}C$
	Thermal Shutdown Hysteresis		-	40	-	$^{\circ}C$
	Foldback Current Limit	$V_{OUT} < 0.6V$	-	250	-	mA
$T_{SS}$	Soft-Start Time		-	130	300	$\mu s$
	VOUT Pull Low Resistance	$V_{EN}=0V$ , $V_{OUT}=0.5V$	-	60	-	$\Omega$
<b>LOGIC INPUT</b>						
	EN Logic Input-High Level		1.6	-	-	V
	EN Logic Input-Low Level		-	-	0.4	V
	EN Pull-Low Resistance	$V_{EN}<3V$	-	2	-	$M\Omega$


## Typical Operating Characteristics

$V_{IN}=5V$ ,  $V_{SET}=2V$ ,  $V_{OUT}=3.2V$ ,  $C_{IN}=1\mu F$ ,  $C_{OUT}=2.2\mu F$ , unless otherwise specified.




## Operating Waveforms

$V_{IN}=5V$ ,  $V_{SET}=2V$ ,  $V_{OUT}=3.2V$ ,  $C_{IN}=1\mu F$ ,  $C_{OUT}=2.2\mu F$ , unless otherwise specified.




CH1 :  $V_{IN}$  , 2V/div  
 CH2 :  $V_{SET}$  , 1V/div  
 CH3 :  $V_{OUT}$  , 1V/div  
 CH4 :  $I_{OUT}$  , 500mA/div  
 Time : 1ms/div




CH1 :  $V_{IN}$  , 2V/div  
 CH2 :  $V_{SET}$  , 1V/div  
 CH3 :  $V_{OUT}$  , 1V/div  
 CH4 :  $I_{OUT}$  , 500mA/div  
 Time : 200ms/div

### Load transient



$V_{IN}=5V$ ,  $V_{SET}=2V$ ,  $V_{OUT}=3.2V$   
 $C_{IN}=1\mu F$ ,  $C_{OUT}=2.2\mu F$   
 CH1 :  $V_{OUT}$  , 100mV/div  
 CH2 :  $I_{OUT}$  , 200mV/div  
 Time : 200μs/div





### Line transient



$V_{IN}=5V$ ,  $V_{SET}=2V$ ,  $V_{OUT}=3.2V$   
 $C_{IN}=1\mu F$ ,  $C_{OUT}=2.2\mu F$   
 CH1 :  $V_{IN}$  , 1V/div  
 CH2 :  $V_{OUT}$  , 100mV/div  
 Time : 1ms/div

## Operating Waveforms (Cont.)


$V_{IN}=5V$ ,  $V_{SET}=2V$ ,  $V_{OUT}=3.2V$ ,  $C_{IN}=1\mu F$ ,  $C_{OUT}=2.2\mu F$ , unless otherwise specified.




## Pin Description

PIN		FUNCTION
NO.	NAME	
1	EN	Enable Control Input. Driving the EN high turns on the regulator. Pulling the EN low turns the regulator into shutdown mode. The EN is pulled low by an internal resistor.
2	VIN	Supply Voltage Input Pin. Supply voltage can range from 4.5V to 6V. Bypass with a 1μF (typical) capacitor to GND
3	VOUT	Regulator Output. Sources up to 600mA. A small capacitor is needed from this pin to the ground to assure stability.
4	VSET	Output Voltage-Set Input. The output voltage follows the 1.6 times of the VSET voltage.
5,6,7,8	GND	Ground. These pins are internally connected with the internal leadframe. Connect these pins to a wide ground plane for good heat dissipation.

## Block Diagram



## Typical Application Circuit



## Function Description

### Under-Voltage Lock-Out (UVLO)

The APL5605 has a built-in under-voltage lock-out circuit to keep the output off until the internal circuitry is operating properly. The UVLO function initiates a soft-start process after input voltage exceeds its rising UVLO threshold during power-on. Typical UVLO threshold is 2.5V with 0.15V hysteresis.

### Soft-Start

The APL5605 provides an internal soft-start circuitry to control rise rate of the output voltage and limit the current surge during start-up. Approximate 20 $\mu$ s delay time after the  $V_{IN}$  is over the UVLO threshold, the IC starts a soft-start. The typical soft-start interval is about 130 $\mu$ s.

### Enable/Shutdown

Driving the EN high turns on the regulator, driving the EN low puts the regulator into shutdown mode. A logic low also causes the output voltage to discharge to the GND. The EN is pulled low by an internal resistor.

### Current Limit

The APL5605 provides a current limit circuitry, which monitors the output current and controls P-MOS's gate voltage to limit the output current at 700mA.

### Foldback Current Limit

When the output voltage drops below 0.6V (typical), which is caused by over load or short circuit, the foldback current limit circuitry limits the output current to 250mA. The foldback current limit is used to reduce the power dissipation during short circuit condition. The foldback current limits is disabled for 0.8ms (typical) after UVLO threshold is reached, so that the IC has normal 700mA (typical) current limit level during start-up.

### Thermal Shutdown

A thermal shutdown circuit limits the junction temperature of APL5605. When the junction temperature exceeds +150°C, the thermal shutdown circuitry disables the output, allowing the device to cool down. The output circuitry is enabled again after the junction temperature cools down by 40°C, resulting in a pulsed output during continuous thermal overload conditions.

## Application Information

### Input Capacitor

The APL5605 requires proper input capacitors to supply surge current during stepping load transients to prevent the input rail from dropping. Because the parasitic inductor from the voltage sources or other bulk capacitors to the VIN limits the slew rate of the surge current, place the Input capacitors near VIN as close as possible. Input capacitors should be larger than  $0.82\mu F$ .

### Output Capacitor

The APL5605 needs a proper output capacitor to maintain circuit stability and to improve transient response over temperature and current. In order to insure the circuit stability, the proper output capacitor value should be larger than  $1\mu F$ . With X5R and X7R dielectrics,  $2.2\mu F$  is sufficient at all operating temperatures. Maximum output capacitor should be less than  $330\mu F$  to insure the system can be powered on effectively.

### Operation Region and Power Dissipation

The APL5605 maximum power dissipation depends on the thermal resistance and temperature difference between the die junction and ambient air. The power dissipation  $P_D$  across the device is:

$$P_D = \frac{(T_J - T_A)}{\theta_{JA}}$$

where  $(T_J - T_A)$  is the temperature difference between the junction and ambient air.  $\theta_{JA}$  is the thermal resistance between Junction and ambient air. Assuming the  $T_A=25^\circ C$  and maximum  $T_J=150^\circ C$  (typical thermal limit threshold), the maximum power dissipation is calculated as below:

$$\begin{aligned} P_{D(\max)} &= (150-25)/80 \\ &= 1.56(W) \end{aligned}$$

For normal operation, do not exceed the maximum junction temperature rating of  $T_J = 125^\circ C$ . The calculated power dissipation should less than:


$$\begin{aligned} P_D &= (125-25)/80 \\ &= 1.25(W) \end{aligned}$$

The GND provides an electrical connection to the ground and channels heat away. Connect the GND to the ground by using a large pad or a ground plane.

### PCB Layout Consideration


Figure 1 illustrates the layout. Below is a checklist for your layout:

1. Please place the input capacitors close to the VIN
2. Ceramic capacitors for load must be placed near the load as close as possible
3. To place APL5605 and output capacitors near the load is good for performance.
4. Large current paths, the bold lines in figure 1, must have wide tracks.




**Figure 1**

Optimum performance can only be achieved when the device is mounted on a PC board according to the SOP-8 Board Layout diagram.




**Figure 2**

### Recommended Minimum Footprint




## Package Information

**SOP-8**

- Note:
- Follow JEDEC MS-012 AA.
  - Dimension "D" does not include mold flash, protrusions or gate burrs.  
Mold flash, protrusion or gate burrs shall not exceed 6 mil per side.
  - Dimension "E" does not include inter-lead flash or protrusions.  
Inter-lead flash and protrusions shall not exceed 10 mil per side.

## Carrier Tape & Reel Dimensions



Application	A	H	T1	C	d	D	W	E1	F
SOP-8	330.0 ±2.00	50 MIN.	12.4+2.00 -0.00	13.0+0.50 -0.20	1.5 MIN.	20.2 MIN.	12.0 ±0.30	1.75 ±0.10	5.5 ±0.05
	P0	P1	P2	D0	D1	T	A0	B0	K0
	4.0 ±0.10	8.0 ±0.10	2.0 ±0.05	1.5+0.10 -0.00	1.5 MIN.	0.6+0.00 -0.40	6.40 ±0.20	5.20 ±0.20	2.10 ±0.20



(mm)

## Devices Per Unit


Package Type	Unit	Quantity
SOP-8	Tape & Reel	2500

## Taping Direction Information

SOP-8


  
USER DIRECTION OF FEED


## Classification Profile



## Classification Reflow Profiles

Profile Feature	Sn-Pb Eutectic Assembly	Pb-Free Assembly
<b>Preheat &amp; Soak</b> Temperature min ( $T_{smin}$ ) Temperature max ( $T_{smax}$ ) Time ( $T_{smin}$ to $T_{smax}$ ) ( $t_s$ )	100 °C 150 °C 60-120 seconds	150 °C 200 °C 60-120 seconds
Average ramp-up rate ( $T_{smax}$ to $T_p$ )	3 °C/second max.	3°C/second max.
Liquidous temperature ( $T_L$ ) Time at liquidous ( $t_L$ )	183 °C 60-150 seconds	217 °C 60-150 seconds
Peak package body Temperature ( $T_p$ )*	See Classification Temp in table 1	See Classification Temp in table 2
Time ( $t_p$ )** within 5°C of the specified classification temperature ( $T_c$ )	20** seconds	30** seconds
Average ramp-down rate ( $T_p$ to $T_{smax}$ )	6 °C/second max.	6 °C/second max.
Time 25°C to peak temperature	6 minutes max.	8 minutes max.

\* Tolerance for peak profile Temperature ( $T_p$ ) is defined as a supplier minimum and a user maximum.

\*\* Tolerance for time at peak profile temperature ( $t_p$ ) is defined as a supplier minimum and a user maximum.

Table 1. SnPb Eutectic Process – Classification Temperatures ( $T_c$ )

Package Thickness	Volume mm <sup>3</sup>	Volume mm <sup>3</sup>
	<350	≥350
<2.5 mm	235 °C	220 °C
≥2.5 mm	220 °C	220 °C

Table 2. Pb-free Process – Classification Temperatures ( $T_c$ )

Package Thickness	Volume mm <sup>3</sup>	Volume mm <sup>3</sup>	Volume mm <sup>3</sup>
	<350	350-2000	>2000
<1.6 mm	260 °C	260 °C	260 °C
1.6 mm – 2.5 mm	260 °C	250 °C	245 °C
≥2.5 mm	250 °C	245 °C	245 °C

## Reliability Test Program

Test item	Method	Description
SOLDERABILITY	JESD-22, B102	5 Sec, 245°C
HOLT	JESD-22, A108	1000 Hrs, Bias @ 125°C
PCT	JESD-22, A102	168 Hrs, 100%RH, 2atm, 121°C
TCT	JESD-22, A104	500 Cycles, -65°C~150°C
ESD	MIL-STD-883-3015.7	VHBM 2KV, VMM 200V
Latch-Up	JESD 78	10ms, 1 <sub>tr</sub> 100mA

## Customer Service

### Anpec Electronics Corp.

Head Office :

No.6, Dusing 1st Road, SBIP,  
Hsin-Chu, Taiwan, R.O.C.  
Tel : 886-3-5642000  
Fax : 886-3-5642050

Taipei Branch :

2F, No. 11, Lane 218, Sec 2 Jhongsing Rd.,  
Sindian City, Taipei County 23146, Taiwan  
Tel : 886-2-2910-3838  
Fax : 886-2-2917-3838