



3A ULTRA LOW DROPOUT LINEAR REGULATOR

FEATURES

- Ultra Low Dropout - 0.23V(typical) at 3A Output Current
- Low ESR Output Capacitor (Multi-layer Chip Capacitors (MLCC) Applicable)
- 0.8V Reference Voltage
- Fast Transient Response
- Adjustable Output Voltage by External Resistors
- Power-On-Reset Monitoring on Both VCNTL and VIN Pins
- Internal Soft-Start
- Under-Voltage Protection
- Current-Limit and Thermal Shutdown Protection
- Power-OK Output with a Delay Time
- ESOP-8 and DFN 3x3-10L Pb-Free Package.


DESCRIPTION

The APE8973 is a 3A ultra low dropout linear regulator. This product is specifically designed to provide well supply voltage for front-side-bus termination on motherboards and NB applications. The IC needs two supply voltages, a control voltage for the circuitry and a main supply voltage for power conversion, to reduce power dissipation and provide extremely low dropout. The APE8973 integrates many functions. A Power-On-Reset (POR) circuit monitors both supply voltages to prevent wrong operations. A thermal shutdown and current limit functions protect the device against thermal and current over-loads. A POK indicates the output status with time delay which is set internally. It can control other converter for power sequence. The APE8973 can be enabled by other power system. Pulling and holding the EN pin below 0.3V shuts off the output.

The APE8973 is available in ESOP-8 and DFN 3x3-10L packages which features small size as an Exposed Pad to reduce the junction-to-case resistance, being applicable in 2~3W applications.


TYPICAL APPLICATION

1.Using an Output Capacitor with $ESR \geq 20m\Omega$



2.Using an MLCC as the Output Capacitor

ESOP- 8






TYPICAL APPLICATION

2. Using an MLCC as the Output Capacitor

DFN 3x3-10L



ABSOLUTE MAXIMUM RATINGS (at $T_A=25^\circ\text{C}$)

VCNTL Supply Voltage(V_{CNTL}) -----	-0.3V to 7V
VIN Supply Voltage(V_{IN}) -----	-0.3V to 7V
EN and FB Pin Voltage(V_{IO}) -----	-0.3V to $V_{\text{CNTL}}+0.3\text{V}$
Power Good Voltage(V_{POK}) -----	-0.3V to 7V
Power Dissipation(P_D) -----	3W
Storage Temperature Range(T_{ST}) -----	-65°C to +150°C
Junction Temperature Range(T_J) -----	-40°C To 150°C
Operating Temperature Range (T_{OP}) -----	-40°C to +85°C
Thermal Resistance from Junction to Case($R_{\text{th}_{\text{JC}}}$)	15°C/W
Thermal Resistance from Junction to Ambient($R_{\text{th}_{\text{JA}}}$)	40°C/W

RECOMMENDED OPERATING CONDITIONS

VCNTL Supply Voltage(V_{CNTL}) -----	3V to 6V
VIN Supply Voltage(V_{IN}) -----	1.2V to 6V
Output Voltage(V_{OUT}) -----	0.8V to $V_{\text{IN}}-V_{\text{DROP}}$ ($V_{\text{CNTL}} - V_{\text{OUT}} > 1.4\text{V}$)
Output Current(I_{OUT}) -----	0 to 3A

Note: $R_{\text{th}_{\text{JA}}}$ is measured with the PCB copper area (need connect to Expose-Pad) of approximately 1.5 in² (Multi-layer)


ORDERING/PACKAGE INFORMATION

APE8973X

Package Type

MP : ESOP-8

GN3 : DFN 3x3-10L





ELECTRICAL SPECIFICATIONS

($V_{\text{CNTL}} = 5V$, $V_{\text{IN}} = 1.5V$, $V_{\text{OUT}} = 1.2V$, $T_A = 25^\circ\text{C}$ unless otherwise specified)


Parameter	SYM	TEST CONDITION	MIN	TYP	MAX	UNITS	
VCNTL POR Threshold	V_{CNTL}		2.5	2.7	2.9	V	
VCNTL POR Hysteresis	$V_{\text{CNTL(hys)}}$		-	0.4	-	V	
VIN POR Threshold	V_{IN}		0.8	0.9	1	V	
VIN POR Hysteresis	$V_{\text{IN(hys)}}$		-	0.5	-	V	
VCNTL Nominal Supply Current	I_{CNTL}	$\text{EN} = V_{\text{CNTL}}$	-	1	1.8	mA	
VCNTL Shutdown Current	I_{SD}	$\text{EN} = 0V$	-	50	100	uA	
Feedback Voltage	V_{FB}	$V_{\text{CNTL}} = 3.0 \sim 6.0V$, $I_{\text{OUT}} = 10\text{mA}$	0.784	0.8	0.816	V	
Load Regulation		$I_{\text{OUT}} = 0A \sim 3A$	-	0.06	0.25	%	
Dropout Voltage	V_{DROP}	$I_{\text{OUT}} = 3A$, $V_{\text{CNTL}} = 5V$	1.2V < $V_{\text{OUT}} < 2.0V$ 2.0V $\leq V_{\text{OUT}} < 2.8V$ 2.8V $\leq V_{\text{OUT}} < 3.6V$	-	0.23	0.3	V
VOUT Pull Low Resistance			-	0.26	0.33		
EN Pin Logic High Threshold Voltage	V_{ENH}	Enable	1.2	-	-		
	V_{ENL}	Disable	-	-	0.4		
EN Hysteresis			-	50	-	mV	
EN Pin Pull-Up Current	I_{EN}	$\text{EN} = \text{GND}$	-	10	-	uA	
Current Limit	I_{LIM}	$V_{\text{CNTL}} = 3.0 \sim 6.0V$ $T_J = -40 \sim 125^\circ\text{C}$	3.3	-	-	A	
Ripple Rejection	V_{IN} V_{CNTL}	PSRR	$F = 120\text{Hz}$, $I_{\text{OUT}} = 100\text{mA}$	-	65	-	dB
Under-Voltage Threshold			-	65	-		
POK Threshold Voltage for Power OK	V_{POK}	VFB Falling	-	0.4	-	V	
POK Threshold Voltage for Power Not OK	V_{PNOK}	VFB Rising	89%	92%	95%	VFB	
POK Low Voltage		VFB Falling	78%	81%	84%	VFB	
POK Delay Time	T_{DELAY}	POK sinks 5mA	-	0.25	0.4	V	
Thermal Shutdown Temp	T_{SD}		-	160	-	${}^\circ\text{C}$	
Thermal Shutdown Hysteresis			-	50	-		

PIN DESCRIPTIONS

PIN SYMBOL	PIN DESCRIPTION
GND	GND Pin
FB	Feedback Pin
EN	Internal Pull High. EN=High or Floating à Enable EN=Low à Shutdown mode
VOUT	Output Voltage pin
POK	Power OK Output Pin
VCNTL	CNTL Pin Input Voltage
VCC	Input Voltage
EP	Connect to VIN or GND



BLOCK DIAGRAM



FUNCTION PIN DESCRIPTION

FB

Connecting this pin to an external resistor divider receives the feedback voltage of the regulator. The output voltage set by the resistor divider is determined by:

$$V_{OUT} = 0.8 \times (1 + R_1/R_2)$$

Where R1 is connected from VOUT to FB with Kelvin sensing and R2 is connected from FB to GND. A bypass capacitor may be connected with R1 in parallel to improve load transient response. The recommended R2 and R1 are in the range of 1K~100KΩ.

VIN

Main supply input pins for power conversions. The voltage at this pin is monitored for Power-On Reset purpose.

VCNTL

Power input pin of the control circuitry. Connecting this pin to a +5V (recommended) supply voltage provides the bias for the control circuitry. The voltage at this pin is monitored for Power-On Reset purpose.

POK

Power-OK signal output pin. This pin is an open-drain output used to indicate status of output voltage by sensing FB voltage. This pin is pulled low when the rising FB voltage is not above the VPOK threshold or the falling FB voltage is below the VPOK threshold, indicating the output is not OK.

EN

Enable control pin. Pulling and holding this pin below 0.4V shuts down the output. When re-enabled, the IC undergoes a new soft-start cycle. Left this pin open, this pin is internally pulled up to VCNTL voltage, enabling the regulator.

VOUT

Output of the regulator. Please connect Pin 3 and Pin 4 using wide tracks. It is necessary to connect an output capacitor with this pin for closed-loop compensation and improving transient responses.



FUNCTION DESCRIPTION

Power-On-Reset

A Power-On-Reset (POR) circuit monitors both input voltages at VCNTL and VIN pins to prevent wrong logic controls. The POR function initiates a soft-start process after the two supply voltages exceed their rising POR threshold voltages during powering on. The POR function also pulls low the POK pin regardless the output voltage when the VCNTL voltage falls below its falling POR threshold.

Internal Soft-Start

An internal soft-start function controls rise rate of the output voltage to limit the current surge at start-up. The typical soft-start interval is about 2ms.

Current Limit

The APE8973 monitors the current via the output NMOS and limits the maximum current to prevent load and APE8973 from damages during overload or short circuit conditions.

Output Voltage Regulation

An error amplifier working with a temperature compensated 0.8V reference and an output NMOS regulates output to the preset voltage. The error amplifier designed with high bandwidth and DC gain provides very fast transient response and less load regulation. It compares the reference with the feedback voltage and amplifies the difference to drive the output NMOS which provides load current from VIN to VOUT.

Under Voltage Protection (UVP)






The APE8973 monitors the voltage on FB pin after soft-start process is finished. Therefore the UVP is disabling during soft-start. When the voltage on FB pin falls below the under-voltage threshold, the UVP circuit shuts off the output immediately. After a while, the APE8973 starts a new soft-start to regulate output.

Thermal Shutdown

A thermal shutdown circuit limits the junction temperature of APE8973. When the junction temperature exceeds +150°C, a thermal sensor turns off the output NMOS, allowing the device to cool down. The regulator regulates the output again through initiation of a new soft-start cycle after the junction temperature cools by 50°C, resulting in a pulsed output during continuous thermal overload conditions. The thermal shutdown designed.







TYPICAL PERFORMANCE CHARACTERISTICS






TYPICAL PERFORMANCE CHARACTERISTICS






ADVANCED POWER ELECTRONICS CORP.

Package Outline : ESOP-8




SYMBOLS	Millimeters		
	MIN	NOM	MAX
A	5.80	6.00	6.20
B	4.80	4.90	5.00
C	3.80	3.90	4.00
D	0°	4°	8°
E	0.40	0.65	0.90
F	0.19	0.22	0.25
M	0.00	0.08	0.15
H	0.35	0.42	0.49
L	1.35	1.55	1.75
J	0.375 REF.		
K	45°		
G	1.27 TYP.		
P	3.15	3.25	3.35
Q	2.25	2.35	2.45



1. All Dimension Are In Millimeters.


2. Dimension Does Not Include Mold Protrusions.

Part Marking Information & Packing : ESOP-8






(2) DFN 3x3-10L



Symbol	Dimensions In Millimeters			Dimensions In Inches		
	Min.	Nom.	Max.	Min.	Nom.	Max.
A	-	-	0.90	-	-	0.036
A1	0.00	0.02	0.05	0.000	0.001	0.002
A3	0.20 REF.			0.008 REF.		
b	0.18	0.25	0.30	0.007	0.010	0.012
D	2.90	3.00	3.10	0.114	0.118	0.122
D1	1.10	1.20	1.30	0.043	0.047	0.051
E	2.90	3.00	3.10	0.114	0.118	0.122
E1	2.10	2.20	2.30	0.083	0.087	0.091
L	0.45	0.55	0.65	0.018	0.022	0.026
e	0.50 BSC.			0.020 BSC.		
e1	2.00 BSC.			0.079 BSC.		
y	0.00	-	0.08	0.000	-	0.003



Part Number

Date Code (YWWS)

Y : Last Digit Of The Year

WW : Week

S : Sequence