

20V N+P-Channel Enhancement Mode MOSFET

Description

The AP20G02CDF uses advanced trench technology to provide excellent $R_{DS(ON)}$, low gate charge and operation with gate voltages as low as 2.5V. This device is suitable for use as a Battery protection or in other Switching application.

General Features

V_{DS} = 20V I_D = 20A


 $R_{DS(ON)} < 23m\Omega @ V_{GS}=10V$ (Type: 11m Ω)

V_{DS} = -20V I_D =-18.8A

 $R_{DS(ON)} < 35m\Omega @ V_{GS}=-10V$ (Type: 23m Ω)

Application

BLDC



Package Marking and Ordering Information

Product ID	Pack	Marking	Qty(PCS)
AP20G02CDF	PDFN3*3-8L	AP20G02CDF XXX YYYY	5000

Absolute Maximum Ratings (Tc=25°Cunless otherwise noted)

Symbol	Parameter	N-Ch	P-Ch	Units
Vds	VDS Drain-Source Voltage		20 -20	
Vgs	Gate-Source Voltage	±12	±12	V
I _D @T _A =25°C	Continuous Drain Current, V _{GS} @ 10V ¹	20	-18.8	A
ID@TA=70°C	Continuous Drain Current, V _{GS} @ 10V ¹	16.2	-15.5	A
Ідм	Pulsed Drain Current ²	60	-54	A
EAS	Single Pulse Avalanche Energy ³	85	78	mJ
P _D @T _A =25°C	Total Power Dissipation ⁴	3.5	3.5	W
Тѕтс	Storage Temperature Range	-55 to 150		°C
TJ	Operating Junction Temperature Range	-55 to 150		°C
Reja	Thermal Resistance Junction-Ambient ¹	105		°C/W
Rejc	Thermal Resistance Junction-Case ¹	50		°C/W



20V N+P-Channel Enhancement Mode MOSFET

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
BVDSS	Drain-Source Breakdown Voltage	V_{GS} = 0V, I _D = 250µA	20	23	-	V
IGSS	Gate Leakage Current	$V_{GS} = \pm 12V, V_{DS} = 0V$	-	-	±100	nA
IDSS	Drain Cut-off Current	V _{DS} = 20V, V _{GS} = 0V	-	-	1	μA
VGS(th)	Gate Threshold Voltage	V _{GS} = V _{DS,} I _D = 250µA	0.4	0.7	1.2	V
	Durain Courses On State Desistance3	V _{GS} = 4.5V, I _D =7.6A	-	11	23	mΩ
RDS(on)	Drain-Source On-State Resistance ³	V_{GS} = 2.5V, I_D = 3.5A	-	15	35	
Ciss	Input Capacitance		-	700	-	pF
Coss	Output Capacitance	V _{GS} = 0V, V _{DS} = 10V, f = 1MHz	-	120	-	
Crss	Reverse Transfer Capacitance		-	105	-	
Qg	Total Gate Charge		-	9.6	-	
Qgs	Gate-Source Charge	V _{GS} = 4.5V, V _{DS} = 10V, I _D = 5A	-	1.4	-	nC
Qgd	Gate-Drain Charge		-	2.7	-	1
td(on)	Turn-On Time		-	5.5	-	
tr	Rise Time	V _{GS} = 4.5V, V _{DD} = 10V, I _D =	-	1.3	-	
td(off)	Turn-Off Time	5A,R _G = 3Ω	-	10.4	-	ns
t _f	Fall Time		-	4.8	-	
VSD	Body Diode Voltage ³	I _S =4A, V _{GS} = 0V	-	-	1.2	V
IS	Continuous Source Current		-	-	5	А

N-Electrical Characteristics (T_J=25°C, unless otherwise noted)

Note :

1、The data tested by surface mounted on a 1 inch² FR-4 board with 2OZ copper.

2、 The data tested by pulsed , pulse width \leq 300us , duty cycle \leq 2%

3、The power dissipation is limited by 150°C junction temperature

4、The EAS data shows Max. rating . The test condition is V_{DD} =18V,RG=25 Ω V_{GS}=4.5V,L=0.1mH,I_{AS}=11A

5. The data is theoretically the same as I_D and I_{DM} , in real applications, should be limited by total power dissipation.



20V N+P-Channel Enhancement Mode MOSFET

P-Electrical Characteristics (T_J=25°C, unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
V(BR)DSS	Drain-Source Breakdown Voltage	V _{GS} = 0V, I _D = -250µA	-20	-23	-	V
IGSS	Gate-Body Leakage	V _{DS} = 0V, V _{GS} = ±12V	-	-	±100	nA
IDSS	Zero Gate Voltage Drain Current	V _{DS} = -20V, V _{GS} = 0V	-	-	-1	μA
VGS(th)	Gate-Threshold Voltage	V _{DS} = V _{GS} , I _D = -250µA	-0.4	-0.7	-1.2	V
		V _{GS} = -4.5V, I _D = -4.1A	-	23	35	mΩ
RDS(on)	Drain-Source on-Resistance ³	V _{GS} = -2.5V, I _D = -3.0A	-	41	57	
Ciss	Input Capacitance		-	751	-	pF
Coss	Output Capacitance	V _{GS} = 0V, V _{DS} = -10V, f= 1MHz	-	97	-	
Crss	Reverse Transfer Capacitance	1- 11VII 12	-	80	-	
Qg	Total Gate Charge		-	9.3	-	
Qgs	Gate-Source Charge	V _{GS} = -4.5V, V _{DS} = -10V, I _D = -4A	-	1	-	nC
Qgd	Gate-Drain Charge		-	2.2	-	
td(on)	Turn-on Delay Time		-	13	-	
tr	Rise time	V _{GS} = -4.5V. V _{DS} = -10V.	-	9	-	
td(off)			-	19	-	ns
tr	Fall Time		-	29	-	
VSD	Body Diode Voltage ³	I _S = -1A, V _{GS} = 0V	-	-	-1	V
IS Noto :	Continuous Source Current		-	-	-4.1	А

Note :

1、The data tested by surface mounted on a 1 inch² FR-4 board with 2OZ copper.

2、 The data tested by pulsed , pulse width \leq 300us , duty cycle \leq 2%

3、The power dissipation is limited by 150°C junction temperature


4、The EAS data shows Max. rating . The test condition is V_DD=18V,RG=25 Ω V_Gs=4.5V,L=0.1mH,I_{AS}=18A

5. The data is theoretically the same as I_D and I_{DM} , in real applications, should be limited by total power dissipation.



20V N+P-Channel Enhancement Mode MOSFET

N-Typical Characteristics









Figure 3. Forward Characteristics of Reverse






Figure 2. Transfer Characteristics





Figure 4. R DS(ON) vs. VGS





20V N+P-Channel Enhancement Mode MOSFET

Figure 5. RDS(ON) vs. ID




Figure 7. Capacitance Characteristics




Figure.9 Switching Time Waveform






Figure 8. Gate Charge Characteristics





Figure.10 Gate Charge Waveform

СЛ



20V N+P-Channel Enhancement Mode MOSFET

P-Typical Characteristics 12 Vcs = -1.5V 9 Drain current -lo (A) 6 3 Ves = -1V 0 0 2 3 5 1 Drain-source voltage -V_{DS} (V) **Figure 1. Output Characteristics** 10 Source current -Is (A) 1 0.1 0.6 0.3 0.9 0.0 1.2 Source-drain voltage -V_{SD} (V) Figure 3. Forward Characteristics of Reverse 90 On-Resistance R_{Ds (on)} (mΩ) 60 Vgs = -1.8V Vgs=-2.5V 30 Vgs=-4.5V



25

0

-50

-25

50

Temperature T_J(°C)

75

0

0

1

2

Drain current -lb (A)

3

4

5

100

125

150



20V N+P-Channel Enhancement Mode MOSFET

Figure 5. RDS(ON) vs. ID




Figure 7. Capacitance Characteristics





Figure.9 Switching Time Waveform






Figure 8. Gate Charge Characteristics





Figure.10 Gate Charge Waveform



20V N+P-Channel Enhancement Mode MOSFET

Package Mechanical Data-PDFN3*3-8L-Double



Or much all	Dim in mm			
Symbol	Min	Тур	Max	
A	0.6	0.75	0.9	
b	0.2	0.3	0.4	
С	0.15	0.2	0.25	
D	3	3.1	3.2	
D1	2.3	2.45	2.6	
D2/D3	0.8	1	1.2	
E	3.15	3.3	3.45	
E1	1.43	1.73	1.93	
E2	2.9	3.05	3.2	
е	0.65BSC			
Н	0.2	0.35	0.5	
К	0.57	0.77	0.87	
L	0.3	0.4	0.5	
L1/L2	0.1REF			
θ	8°	10°	13°	
N	0		0.15	
d	0.3	0.4	0.5	



20V N+P-Channel Enhancement Mode MOSFET

Attention

1,Any and all APM Microelectronics products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your APM Microelectronics representative nearest you before using any APM Microelectronics products described or contained herein in such applications.

2,APM Microelectronics assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all APM Microelectronics products described or contained herein.

3, Specifications of any and all APM Microelectronics products described or contained here instipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.

4, APM Microelectronics Semiconductor CO., LTD. strives to supply high quality high reliabilityproducts. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives that could give rise to smoke or fire, or that could cause damage to other property. Whendesigning equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.

5, In the event that any or all APM Microelectronics products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.

6, No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of APM Microelectronics Semiconductor CO., LTD.

7, Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. APM Microelectronics believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

8, Any and all information described or contained herein are subject to change without notice due to product/technology improvement,etc. When designing equipment, refer to the "DeliverySpecification" for the APM Microelectronics product that you Intend to use.



20V N+P-Channel Enhancement Mode MOSFET

Edition	Date	Change
REV1.0	2023/3/21	Initial release

Copyright Attribution"APM-Microelectronice"