

General Description

The AOZ1057 is a high efficiency, simple to use, 3A buck regulator. The AOZ1057 works from a 4.5V to 16V input voltage range, and provides up to 3A of continuous output current with an output voltage adjustable down to 0.8V.

The AOZ1057 comes in an SO-8 package and is rated over a -40°C to +85°C ambient temperature range.

Features

- 4.5V to 16V operating input voltage range
- 40mΩ internal PFET switch for high efficiency: up to 95%
- Externally soft start
- Output voltage adjustable to 0.8V
- 3A continuous output current
- Fixed 340kHz PWM operation
- Cycle-by-cycle current limit
- Short-circuit protection
- Output over voltage protection
- Thermal shutdown
- Small size SO-8 package

Applications

- Point of load DC/DC conversion
- PCIe graphics cards
- Set top boxes
- DVD drives and HDD
- LCD panels
- Cable modems
- Telecom/networking/datacom equipment



Typical Application





Figure 1. 3.3V/3A Buck Regulator

Ordering Information

| Part Number | Ambient Temperature Range | Package | Environmental |
|-------------|---------------------------|---------|---------------------------------|
| AOZ1057AIL | -40°C to +85°C | SO-8 | RoHS Compliant Green Product |

- All AOS products are offered in packages with Pb-free plating and compliant to RoHS standards.
 - Parts marked as Green Products (with “L” suffix) use reduced levels of Halogens, and are also RoHS compliant.
- Please visit www.aosmd.com/web/quality/rohs_compliant.jsp for additional information.


Pin Configuration



Pin Description

| Pin Number | Pin Name | Pin Function |
|------------|-----------------|---|
| 1 | V _{IN} | Supply voltage input. When V _{IN} rises above the UVLO threshold the device starts up. |
| 2 | SS | Soft-Start Pin. Connect a capacitor from SS to GND to set the soft-start period. Minimum external soft-start capacitor 780pF is required, and the corresponding soft-start time is about 100μs. |
| 3 | AGND | Reference connection for controller section. Also used as thermal connection for controller section. Electrically needs to be connected to PGND. |
| 4 | COMP | External loop compensation pin. |
| 5 | FB | The FB pin is used to determine the output voltage via a resistor divider between the output and GND. |
| 6 | EN | The enable pin is active high. Connect EN pin to V _{IN} if not used. Do not leave the EN pin floating. |
| 7 | LX | PWM output connection to inductor. Thermal connection for output stage. |
| 8 | PGND | Power ground. Electrically needs to be connected to AGND. |

Block Diagram



Absolute Maximum Ratings

Exceeding the Absolute Maximum ratings may damage the device.

| Parameter | Rating |
|--------------------------------|------------------------|
| Supply Voltage (V_{IN}) | 18V |
| LX to AGND | -0.7V to $V_{IN}+0.3V$ |
| EN to AGND | -0.3V to $V_{IN}+0.3V$ |
| FB to AGND | -0.3V to 6V |
| COMP to AGND | -0.3V to 6V |
| PGND to AGND | -0.3V to +0.3V |
| Junction Temperature (T_J) | +150°C |
| Storage Temperature (T_S) | -65°C to +150°C |

Recommend Operating Ratings

The device is not guaranteed to operate beyond the Maximum Operating Ratings.

| Parameter | Rating |
|---|------------------|
| Supply Voltage (V_{IN}) | 4.5V to 16V |
| Output Voltage Range | 0.8V to V_{IN} |
| Ambient Temperature (T_A) | -40°C to +85°C |
| Package Thermal Resistance SO-8 (Θ_{JA}) | 105°C/W |

Electrical Characteristics

$T_A = 25^\circ\text{C}$, $V_{IN} = V_{EN} = 12V$, $V_{OUT} = 3.3V$ unless otherwise specified⁽²⁾

| Symbol | Parameter | Conditions | Min. | Typ. | Max. | Units |
|---------------------|--|---|------------|----------------------------|------------|--------|
| V_{IN} | Supply Voltage | | 4.5 | | 16 | V |
| V_{UVLO} | Input Under-Voltage Lockout Threshold | V_{IN} Rising V_{IN} Falling | | 4.00 3.70 | | V |
| I_{IN} | Supply Current (Quiescent) | $I_{OUT} = 0$, $V_{FB} = 1.2V$, $V_{EN} > 1.2V$ | | 2 | 3 | mA |
| I_{OFF} | Shutdown Supply Current | $V_{EN} = 0V$ | | 1 | 10 | μA |
| V_{FB} | Feedback Voltage | | 0.782 | 0.8 | 0.818 | V |
| | Load Regulation | | | 0.5 | | % |
| | Line Regulation | | | 0.5 | | % |
| I_{FB} | Feedback Voltage Input Current | | | | 200 | nA |
| V_{EN} | EN Input threshold | Off Threshold On Threshold | 2.0 | | 0.6 | V |
| V_{HYS} | EN Input Hysteresis | | | 100 | | mV |
| MODULATOR | | | | | | |
| f_O | Frequency | | 306 | 340 | 374 | kHz |
| D_{MAX} | Maximum Duty Cycle | | 100 | | | % |
| D_{MIN} | Minimum Duty Cycle | | | | 6 | % |
| | Error Amplifier Voltage Gain | | | 500 | | V / V |
| | Error Amplifier Transconductance | | | 200 | | μA / V |
| PROTECTION | | | | | | |
| I_{LIM} | Current Limit | | 3.5 | | 5 | A |
| V_{PR} | Output Over-Voltage Protection Threshold | Off Threshold On Threshold | | 960 860 | | mV |
| T_J | Over-Temperature Shutdown Limit | T_J Rising T_J Falling | | 150 100 | | °C |
| I_{SS} | Soft Start Charge Current | | | 5 | | μA |
| OUTPUT STAGE | | | | | | |
| | High-Side Switch On-Resistance | $V_{IN} = 12V$ $V_{IN} = 5V$ | | 40 65 | 50 85 | mΩ |


Note:

2. Specification in **BOLD** indicate an ambient temperature range of -40°C to +85°C. These specifications are guaranteed by design.


Typical Performance Characteristics

Circuit of Figure 1. $T_A = 25^\circ\text{C}$, $V_{IN} = V_{EN} = 12\text{V}$, $V_{OUT} = 3.3\text{V}$ unless otherwise specified.


Light Load (DCM) Operation




Full Load (CCM) Operation




Startup to Full Load




Short Circuit Protection




50% to 100% Load Transient



Short Circuit Recovery



Efficiency



Detailed Description

The AOZ1057 is a current-mode step down regulator with integrated high side PMOS switch. It operates from a 4.5V to 16V input voltage range and supplies up to 3A of load current. The duty cycle can be adjusted from 6% to 100% allowing a wide range of output voltages. Features include enable control, under voltage lockout, external soft-start, output over-voltage protection, over-current protection and thermal shut down.


The AOZ1057 is available in an SO-8 package.

Enable and Soft Start

The AOZ1057 has an external soft start feature to limit in-rush current and ensure the output voltage ramps up smoothly to regulation voltage. A soft start process begins when the input voltage rises to 4.0V and voltage on EN pin is HIGH. In soft start process, a 5μA internal current source charges the external capacitor at SS. As the SS capacitor is charged, the voltage at SS rises. The SS voltage clamps the reference voltage of the error amplifier, therefore output voltage rising time follows the SS pin voltage. With the slow ramping up output voltage, the inrush current can be prevented. Minimum external soft-start capacitor required is 850pF, and the corresponding soft-start time is about 100μs. The graph below shows the soft-start capacitance and the corresponding soft-start time.

A simple equation can also be used to choose the soft-start capacitor according to the desired soft-start time:

$$C_{ss}(nf) \approx 6.9 \times T_{ss}(ms)$$



The EN pin of the AOZ1057 is active high. Connect the EN pin to V_{IN} if enable function is not used. Pulling EN to ground will disable the AOZ1057. Do not leave it open. The voltage on EN pin must be above 2.0V to enable the AOZ1057. When voltage on EN pin falls below 0.6V, the

AOZ1057 is disabled. If an application circuit requires the AOZ1057 to be disabled, an open drain or open collector circuit should be used to interface to the EN pin.

Steady-State Operation

Under steady-state conditions, the converter operates in fixed frequency and Continuous-Conduction Mode (CCM).

The AOZ1057 integrates an internal P-MOSFET as the high-side switch. Inductor current is sensed by amplifying the voltage drop across the drain to source of the high side power MOSFET. Output voltage is divided down by the external voltage divider at the FB pin. The difference of the FB pin voltage and reference is amplified by the internal transconductance error amplifier. The error voltage, which shows on the COMP pin, is compared against the current signal, which is sum of inductor current signal and ramp compensation signal, at PWM comparator input. If the current signal is less than the error voltage, the internal high-side switch is on. The inductor current flows from the input through the inductor to the output. When the current signal exceeds the error voltage, the high-side switch is off. The inductor current is freewheeling through the external Schottky diode to output.

The AOZ1057 uses a P-Channel MOSFET as the high side switch. It saves the bootstrap capacitor normally seen in a circuit which is using an NMOS switch. It allows 100% turn-on of the upper switch to achieve linear regulation mode of operation. The minimum voltage drop from V_{IN} to V_O is the load current x DC resistance of MOSFET + DC resistance of buck inductor. It can be calculated by equation below:

$$V_{O_MAX} = V_{IN} - I_O \times (R_{DS(ON)} + R_{inductor})$$

where;

V_{O_MAX} is the maximum output voltage,

V_{IN} is the input voltage from 4.5V to 16V,

I_O is the output current from 0A to 3A,

$R_{DS(ON)}$ is the on resistance of internal MOSFET, the value is between 40mΩ and 70mΩ depending on input voltage and junction temperature, and

$R_{inductor}$ is the inductor DC resistance.

Switching Frequency

The AOZ1057 switching frequency is fixed and set by an internal oscillator. The switching frequency is set internally at 340kHz.

Output Voltage Programming

Output voltage can be set by feeding back the output to the FB pin with a resistor divider network. In the application circuit shown in Figure 1. The resistor divider network includes R_1 and R_2 . Usually, a design is started by picking a fixed R_2 value and calculating the required R_1 with equation below.

$$V_O = 0.8 \times \left(1 + \frac{R_1}{R_2} \right)$$

Some standard values of R_1 and R_2 for most commonly used output voltage values are listed in Table 1.

Table 1.

| V_O (V) | R_1 (k Ω) | R_2 (k Ω) |
|-----------|---------------------|---------------------|
| 0.8 | 1.0 | Open |
| 1.2 | 4.99 | 10 |
| 1.5 | 10 | 11.5 |
| 1.8 | 12.7 | 10.2 |
| 2.5 | 21.5 | 10 |
| 3.3 | 31.6 | 10 |
| 5.0 | 52.3 | 10 |

The combination of R_1 and R_2 should be large enough to avoid drawing excessive current from the output, which will cause power loss.

Since the switch duty cycle can be as high as 100%, the maximum output voltage can be set as high as the input voltage minus the voltage drop on upper PMOS and inductor.

Protection Features

The AOZ1057 has multiple protection features to prevent system circuit damage under abnormal conditions.

Over Current Protection (OCP)

The sensed inductor current signal is also used for over current protection. Since the AOZ1057 employs peak current mode control, the COMP pin voltage is proportional to the peak inductor current. The COMP pin voltage is limited to be between 0.4V and 2.5V internally. The peak inductor current is automatically limited cycle by cycle.

The cycle-by-cycle current limit threshold is set between 3.5A and 5A. When the load current reaches the current limit threshold, the cycle-by-cycle current limit circuit turns off the high side switch immediately to terminate the current duty cycle. The inductor current stop

rising. The cycle-by-cycle current limit protection directly limits inductor peak current. The average inductor current is also limited due to the limitation on peak inductor current. When cycle-by-cycle current limit circuit is triggered, the output voltage drops as the duty cycle decreases.

The AOZ1057 has internal short circuit protection to protect itself from catastrophic failure under output short circuit conditions. The FB pin voltage is proportional to the output voltage. Whenever FB pin voltage is below 0.2V, the short circuit protection circuit is triggered. As a result, the converter is shut down and hiccups. The converter will start up via a soft start once the short circuit condition disappears. In short circuit protection mode, the inductor average current is greatly reduced.

UVLO

A UVLO circuit monitors the input voltage. When the input voltage exceeds 4V, the converter starts operation. When input voltage falls below 3.7V, the converter will stop switching.

Output Over Voltage Protection (OVP)

The AOZ1057 monitors the feedback voltage: when the feedback voltage is higher than 960mV, it immediately turns-off the PMOS to protect the output voltage overshoot at fault condition. When feedback voltage is lower than 840mV, the PMOS is allowed to turn on in the next cycle.

Thermal Protection

An internal temperature sensor monitors the junction temperature. It shuts down the internal control circuit and high side PMOS if the junction temperature exceeds 150°C. The regulator will restart automatically under the control of soft-start circuit when the junction temperature decreases to 100°C.

Application Information

The basic AOZ1057 application circuit is shown in Figure 1. Component selection is explained below.

Input Capacitor

The input capacitor must be connected to the V_{IN} pin and PGND pin of the AOZ1057 to maintain steady input voltage and filter out the pulsing input current. The voltage rating of input capacitor must be greater than maximum input voltage + ripple voltage.

The input ripple voltage can be approximated by equation below:

$$\Delta V_{IN} = \frac{I_O}{f \times C_{IN}} \times \left(1 - \frac{V_O}{V_{IN}} \right) \times \frac{V_O}{V_{IN}}$$

Since the input current is discontinuous in a buck converter, the current stress on the input capacitor is another concern when selecting the capacitor. For a buck circuit, the RMS value of input capacitor current can be calculated by:

$$I_{CIN_RMS} = I_O \times \sqrt{\frac{V_O}{V_{IN}} \left(1 - \frac{V_O}{V_{IN}}\right)}$$

if let m equal the conversion ratio:

$$\frac{V_O}{V_{IN}} = m$$

The relationship between the input capacitor RMS current and voltage conversion ratio is calculated and shown in Figure 2 on the next page. It can be seen that when V_O is half of V_{IN} , C_{IN} is under the worst current stress. The worst current stress on C_{IN} is $0.5 \times I_O$.




Figure 2. I_{CIN} vs. Voltage Conversion Ratio

For reliable operation and best performance, the input capacitors must have current rating higher than I_{CIN_RMS} at worst operating conditions. Ceramic capacitors are preferred for input capacitors because of their low ESR and high ripple current rating. Depending on the application circuits, other low ESR tantalum capacitor or aluminum electrolytic capacitor may also be used. When selecting ceramic capacitors, X5R or X7R type dielectric ceramic capacitors are preferred for their better temperature and voltage characteristics. Note that the ripple current rating from capacitor manufacturers is based on certain amount of life time. Further de-rating may be necessary for practical design requirement.

Inductor

The inductor is used to supply constant current to output when it is driven by a switching voltage. For given input and output voltage, inductance and switching frequency together decide the inductor ripple current, which is,

$$\Delta I_L = \frac{V_O}{f \times L} \times \left(1 - \frac{V_O}{V_{IN}}\right)$$

The peak inductor current is:

$$I_{Lpeak} = I_O + \frac{\Delta I_L}{2}$$

High inductance gives low inductor ripple current but requires larger size inductor to avoid saturation. Low ripple current reduces inductor core losses. It also reduces RMS current through inductor and switches, which results in less conduction loss.

When selecting the inductor, make sure it is able to handle the peak current without saturation even at the highest operating temperature.

The inductor takes the highest current in a buck circuit. The conduction loss on inductor needs to be checked for thermal and efficiency requirements.

Surface mount inductors in different shape and styles are available from Coilcraft, Elytone and Murata. Shielded inductors are small and radiate less EMI noise. But they cost more than unshielded inductors. The choice depends on EMI requirement, price and size.

Output Capacitor

The output capacitor is selected based on the DC output voltage rating, output ripple voltage specification and ripple current rating.

The selected output capacitor must have a higher rated voltage specification than the maximum desired output voltage including ripple. De-rating needs to be considered for long term reliability.

Output ripple voltage specification is another important factor for selecting the output capacitor. In a buck converter circuit, output ripple voltage is determined by inductor value, switching frequency, output capacitor value and ESR. It can be calculated by the equation below:

$$\Delta V_O = \Delta I_L \times \left(ESR_{CO} + \frac{1}{8 \times f \times C_O}\right)$$

where;

C_O is output capacitor value, and

ESR_{CO} is the Equivalent Series Resistor of output capacitor.

When a low ESR ceramic capacitor is used as the output capacitor, the impedance of the capacitor at the switching frequency dominates. Output ripple is mainly caused by capacitor value and inductor ripple current. The output ripple voltage calculation can be simplified to:

$$\Delta V_O = \Delta I_L \times \frac{1}{8 \times f \times C_O}$$

If the impedance of ESR at switching frequency dominates, the output ripple voltage is mainly decided by capacitor ESR and inductor ripple current. The output ripple voltage calculation can be further simplified to:

$$\Delta V_O = \Delta I_L \times ESR_{CO}$$

For lower output ripple voltage across the entire operating temperature range, X5R or X7R dielectric type of ceramic, or other low ESR tantalum capacitor or aluminum electrolytic capacitor may also be used as output capacitors.

In a buck converter, the output capacitor current is continuous. The RMS current of output capacitor is decided by the peak-to-peak inductor ripple current. It can be calculated by:

$$I_{CO_RMS} = \frac{\Delta I_L}{\sqrt{12}}$$

Usually, the ripple current rating of the output capacitor is a smaller issue because of the low current stress. When the buck inductor is selected to be very small and inductor ripple current is high, output capacitor could be overstressed.

Schottky Diode Selection

The external freewheeling diode supplies the current to the inductor when the high side PMOS switch is off. To reduce the losses due to the forward voltage drop and recovery of diode, Schottky diode is recommended to use. The maximum reverse voltage rating of the chosen Schottky diode should be greater than the maximum input voltage, and the current rating should be greater than the maximum load current

Loop Compensation

The AOZ1057 employs peak current mode control for easy use and fast transient response. Peak current mode control eliminates the double pole effect of the output L&C filter. It greatly simplifies the compensation loop design.

With peak current mode control, the buck power stage can be simplified to be a one-pole and one-zero system in frequency domain. The pole is dominant pole and can be calculated by:

$$f_{P1} = \frac{1}{2\pi \times C_O \times R_L}$$

The zero is a ESR zero due to output capacitor and its ESR. It can be calculated by:

$$f_{Z1} = \frac{1}{2\pi \times C_O \times ESR_{CO}}$$

where;

C_O is the output filter capacitor,

R_L is load resistor value, and

ESR_{CO} is the equivalent series resistance of output capacitor.

The compensation design is actually to shape the converter close loop transfer function to get desired gain and phase. Several different types of compensation network can be used for the AOZ1057. For most cases, a series capacitor and resistor network connected to the COMP pin sets the pole-zero and is adequate for a stable high-bandwidth control loop.

In the AOZ1057, FB pin and COMP pin are the inverting input and the output of internal transconductance error amplifier. A series R and C compensation network connected to COMP provides one pole and one zero. The pole is:

$$f_{P2} = \frac{G_{EA}}{2\pi \times C_C \times G_{VEA}}$$

where;

G_{EA} is the error amplifier transconductance, which is 200×10^{-6} A/V,

G_{VEA} is the error amplifier voltage gain, which is 500 V/V, and

C_C is compensation capacitor.

The zero given by the external compensation network, capacitor C_C and resistor R_C is located at:

$$f_{Z2} = \frac{1}{2\pi \times C_C \times R_C}$$

To design the compensation circuit, a target crossover frequency f_C for close loop must be selected. The system crossover frequency is where control loop has unity gain. The crossover frequency is also called the converter bandwidth. Generally a higher bandwidth means faster response to load transient. However, the bandwidth should not be too high because of system stability concern. When designing the compensation loop, converter stability under all line and load condition must be considered.

Usually, it is recommended to set the bandwidth to be less than 1/10 of switching frequency.

The strategy for choosing R_C and C_C is to set the cross over frequency with R_C and set the compensator zero with C_C . Using selected crossover frequency, f_C , to calculate R_C :

$$R_C = f_C \times \frac{V_O}{V_{FB}} \times \frac{2\pi \times C_O}{G_{EA} \times G_{CS}}$$

where;

f_C is desired crossover frequency,

V_{FB} is 0.8V,

G_{EA} is the error amplifier transconductance, which is 200×10^{-6} A/V, and

G_{CS} is the current sense circuit transconductance, which is 6.68 A/V.

The compensation capacitor C_C and resistor R_C together make a zero. This zero is put somewhere close to the dominate pole f_{p1} but lower than 1/5 of selected crossover frequency. C_C can be selected by:

$$C_C = \frac{1.5}{2\pi \times R_C \times f_{p1}}$$

The previous equation above can also be simplified to:

$$C_C = \frac{C_O \times R_L}{R_C}$$

An easy-to-use application software which helps to design and simulate the compensation loop can be found at www.aosmd.com.

Thermal Management and Layout Consideration

In the AOZ1057 buck regulator circuit, high pulsing current flows through two circuit loops. The first loop starts from the input capacitors, to the V_{IN} pin, to the LX pin, to the filter inductor, to the output capacitor and load, and then return to the input capacitor through ground. Current flows in the first loop when the high side switch is on. The second loop starts from inductor, to the output capacitors and load, to the anode of the Schottky diode, to the cathode of Schottky diode. Current flows in the second loop when the low side diode is on.

In the PCB layout, minimizing the two loops area reduces the noise of this circuit and improves efficiency. A ground plane is strongly recommended to connect input capacitor, output capacitor, and PGND pin of the AOZ1057.

In the AOZ1057 buck regulator circuit, the major power dissipating components are the AOZ1057, the Schottky diode and the output inductor. The total power dissipation of converter circuit can be measured by input power minus output power.

$$P_{total_loss} = V_{IN} \times I_{IN} - V_O \times I_O$$

The power dissipation in Schottky can be approximated as:

$$P_{diode_loss} = I_O \times (1 - D) \times V_{FW_Schottky}$$

where;

$V_{FW_Schottky}$ is the Schottky diode forward voltage drop.

The power dissipation of inductor can be approximately calculated by output current and DCR of inductor.

$$P_{inductor_loss} = I_O \times (1 - D) \times V_{FW_Schottky}$$

The actual AOZ1057 junction temperature can be calculated with power dissipation in the AOZ1057 and thermal impedance from junction to ambient.

$$T_{junction} = (P_{total_loss} - P_{diode_loss} - P_{inductor_loss}) \times \Theta_{JA} + T_{amb}$$

The maximum junction temperature of AOZ1057 is 150°C, which limits the maximum load current capability.

The thermal performance of the AOZ1057 is strongly affected by the PCB layout. Extra care should be taken by users during design process to ensure that the IC will operate under the recommended environmental conditions.

Several layout tips are listed below for the best electric and thermal performance. Figure 3 on the next page illustrates a PCB layout example as reference.

1. Do not use thermal relief connection to the V_{IN} and the PGND pin. Pour a maximized copper area to the PGND pin and the V_{IN} pin to help thermal dissipation.
2. Input capacitor should be connected to the V_{IN} pin and the PGND pin as close as possible.
3. A ground plane is preferred. If a ground plane is not used, separate PGND from AGND and connect them only at one point to avoid the PGND pin noise coupling to the AGND pin.
4. Make the current trace from LX pin to L to Co to the PGND as short as possible.
5. Pour copper plane on all unused board area and connect it to stable DC nodes, like VIN, GND or VOUT.
6. The LX pin is connected to internal PFET drain. They are low resistance thermal conduction path and most noisy switching node. Connected a copper plane to LX pin to help thermal dissipation. This copper plane should not be too larger otherwise switching noise may be coupled to other part of circuit.
7. Keep sensitive signal trace far away from the LX pin.








Figure 3. AOZ1057 PCB Layout

Package Dimensions, SO-8



Dimensions in millimeters

| Symbols | Min. | Nom. | Max. |
|---------|----------|------|------|
| A | 1.35 | 1.65 | 1.75 |
| A1 | 0.10 | — | 0.25 |
| A2 | 1.25 | 1.50 | 1.65 |
| b | 0.31 | — | 0.51 |
| c | 0.17 | — | 0.25 |
| D | 4.80 | 4.90 | 5.00 |
| E1 | 3.80 | 3.90 | 4.00 |
| e | 1.27 BSC | | |
| E | 5.80 | 6.00 | 6.20 |
| h | 0.25 | — | 0.50 |
| L | 0.40 | — | 1.27 |
| θ | 0° | — | 8° |

Dimensions in inches


| Symbols | Min. | Nom. | Max. |
|---------|-----------|-------|-------|
| A | 0.053 | 0.065 | 0.069 |
| A1 | 0.004 | — | 0.010 |
| A2 | 0.049 | 0.059 | 0.065 |
| b | 0.012 | — | 0.020 |
| c | 0.007 | — | 0.010 |
| D | 0.189 | 0.193 | 0.197 |
| E1 | 0.150 | 0.154 | 0.157 |
| e | 0.050 BSC | | |
| E | 0.228 | 0.236 | 0.244 |
| h | 0.010 | — | 0.020 |
| L | 0.016 | — | 0.050 |
| θ | 0° | — | 8° |

Notes:

1. All dimensions are in millimeters.
2. Dimensions are inclusive of plating
3. Package body sizes exclude mold flash and gate burrs. Mold flash at the non-lead sides should be less than 6 mils.
4. Dimension L is measured in gauge plane.
5. Controlling dimension is millimeter, converted inch dimensions are not necessarily exact.

Tape and Reel Dimensions, SO-8


Carrier Tape



UNIT: mm

| Package | A0 | B0 | K0 | D0 | D1 | E | E1 | E2 | P0 | P1 | P2 | T |
|----------------|---------------|---------------|---------------|---------------|---------------|----------------|---------------|---------------|---------------|---------------|---------------|---------------|
| SO-8 (12mm) | 6.40 ±0.10 | 5.20 ±0.10 | 2.10 ±0.10 | 1.60 ±0.10 | 1.50 ±0.10 | 12.00 ±0.10 | 1.75 ±0.10 | 5.50 ±0.10 | 8.00 ±0.10 | 4.00 ±0.10 | 2.00 ±0.10 | 0.25 ±0.10 |


Reel




UNIT: mm

| Tape Size | Reel Size | M | N | W | W1 | H | K | S | G | R | V |
|-----------|-----------|------------------|-----------------|----------------|----------------|-----------------------|-------|---------------|---|---|---|
| 12mm | ø330 | ø330.00 ±0.50 | ø97.00 ±0.10 | 13.00 ±0.30 | 17.40 ±1.00 | ø13.00 +0.50/-0.20 | 10.60 | 2.00 ±0.50 | — | — | — |

Leader/Trailer and Orientation



AOZ1057 Package Marking



LIFE SUPPORT POLICY

ALPHA & OMEGA SEMICONDUCTOR PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.