

AOWF600A70

700V, α MOS5 TM N-Channel Power Transistor

General Description

- Proprietary $\alpha \text{MOS5}^{\text{TM}}$ technology
- Low R_{DS(ON)}
- Optimized switching parameters for better EMI performance
- Enhanced body diode for robustness and fast reverse recovery

Applications


- Flyback for SMPS
- · Charger ,PD Adapter, TV, lighting.


Product Summary

 $\begin{array}{lll} V_{DS} @ T_{j,max} & 800V \\ I_{DM} & 34A \\ R_{DS(ON),max} & < 0.6\Omega \\ Q_{g,typ} & 15.5nC \\ E_{oss} @ 400V & 1.8\mu J \end{array}$

100% UIS Tested 100% R_g Tested







Orderable Part Number	Package Type	Form	Minimum Order Quantity
AOWF600A70	TO262F	Tube	1000

Parameter		Symbol	Maximum	Units	
Drain-Source Voltage		V _{DS}	700	V	
Gate-Source Voltage		V_{GS}	±20	V	
Gate-Source Voltage (d	dynamic) AC(f>1Hz)	V _{GS}	±30	V	
Continuous Drain	T _C =25°C		8.5*		
Current	T _C =100°C	-I _D	5*	A	
Pulsed Drain Current ^C		I _{DM}	34		
Avalanche Current ^C L=1mH		I _{AR}	2.1	A	
Repetitive avalanche energy ^C		E _{AR}	2.2	mJ	
Single pulsed avalanche energy ^G		E _{AS}	19	mJ	
MOSFET dv/dt ruggedness		du/dt	100	V/ns	
Peak diode recovery dv/dt		dv/dt	20		
	T _C =25°C	P _D	25	W	
Power Dissipation B	Derate above 25°C	- P	0.2	W/°C	
Junction and Storage Temperature Range		T _J , T _{STG}	-55 to 150	°C	
Maximum lead tempera	ature for soldering				
purpose, 1/8" from case for 5 seconds		TL	300	°C	

^{*} Drain current limited by maximum junction temperature.



Electrical Characteristics (T_J=25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
STATIC	PARAMETERS					
BV _{DSS}	Drain Course Breekdown Valtage	I _D =250µA, V _{GS} =0V, T _J =25°C	700			V
	Drain-Source Breakdown Voltage	I _D =250μA, V _{GS} =0V, T _J =150°C		800		
BV _{DSS} /ΔTJ	Breakdown Voltage Temperature Coefficient	I _D =250μA, V _{GS} =0V		0.6		V/°C
ı	Zara Cata Valtaga Drain Current	V _{DS} =700V, V _{GS} =0V			1	μΑ
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =560V, T _J =125°C			10	
I _{GSS}	Gate-Body leakage current	V_{DS} =0V, V_{GS} =±20V			±100	nA
$V_{GS(th)}$	Gate Threshold Voltage	V _{DS} =5V _, I _D =250μA	2.9	3.5	4.1	V
R _{DS(ON)}	Static Drain-Source On-Resistance	V _{GS} =10V, I _D =2.5A		0.51	0.6	Ω
g _{FS}	Forward Transconductance	V _{DS} =10V, I _D =4A		6.2		S
V_{SD}	Diode Forward Voltage	I _S =4A,V _{GS} =0V		0.86	1.2	V
I _S	Maximum Body-Diode Continuous Current				8.5	Α
I _{SM}	Maximum Body-Diode Pulsed Current ^C				34	Α
DYNAMI	C PARAMETERS				u.	
C _{iss}	Input Capacitance	V 0V V 400V (414V		870		pF
C _{oss}	Output Capacitance	$V_{GS}=0V$, $V_{DS}=100V$, $f=1MHz$		23		pF
C _{o(er)}	Effective output capacitance, energy related H	V 0V V 0 to 400V 6 4MU		20		pF
C _{o(tr)}	Effective output capacitance, time related	$-V_{GS}=0V$, $V_{DS}=0$ to 480V, f=1MHz		98		pF
C _{rss}	Reverse Transfer Capacitance	V _{GS} =0V, V _{DS} =100V, f=1MHz		1.3		pF
R _q	Gate resistance	f=1MHz		5		Ω
SWITCH	ING PARAMETERS	-			u.	
Q_g	Total Gate Charge			15.5		nC
Q_{gs}	Gate Source Charge	V _{GS} =10V, V _{DS} =480V, I _D =4A		5.6		nC
Q_{qd}	Gate Drain Charge	7		4.3		nC
T _{d(on)}	Turn-On DelayTime			22		ns
Tr	Turn-On Rise Time	V _{GS} =10V, V _{DS} =400V, I _D =4A,		10		ns
T _{d(off)}	Turn-Off DelayTime	$R_G=5\Omega$		36		ns
T _f	Turn-Off Fall Time	7		8		ns
T _{rr}	Body Diode Reverse Recovery Time			245		ns
I _{rm}	Peak Reverse Recovery Current	I _F =4A, dI/dt=100A/μs, V _{DS} =400V		18.5		Α
Q _{rr}	Body Diode Reverse Recovery Charge			3		μС

A. The value of R $_{\theta JA}$ is measured with the device in a still air environment with T $_A$ =25 $^\circ$ C.

APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO MAKE CHANGES TO PRODUCT SPECIFICATIONS WITHOUT NOTICE. IT IS THE RESPONSIBILITY OF THE CUSTOMER TO EVALUATE SUITABILITY OF THE PRODUCT FOR THEIR INTENDED APPLICATION. CUSTOMER SHALL COMPLY WITH APPLICABLE LEGAL REQUIREMENTS, INCLUDING ALL APPLICABLE EXPORT CONTROL RULES, REGULATIONS AND LIMITATIONS.

AOS' products are provided subject to AOS' terms and conditions of sale which are set forth at: http://www.aosmd.com/terms and conditions of sale

B. The power dissipation P_D is based on T_{JIMAX)}=150° C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Repetitive rating, pulse width limited by junction temperature T_{J(MAX)}=150° C, Ratings are based on low frequency and duty cycles to keep initial T_J =25° C.

D. The R $_{\theta JA}$ is the sum of the thermal impedance from junction to case R $_{\theta JC}$ and case to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using <300 µs pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of $T_{J(MAX)}$ =150° C. The SOA curve provides a single pulse rating.


G. L=60mH, I_{AS} =0.8A, R_{G} =25 Ω , Starting T_{J} =25 $^{\circ}$ C.


H. $C_{\text{O(er)}}$ is a fixed capacitance that gives the same stored energy as C_{oss} while V_{DS} is rising from 0 to 80% $V_{\text{(BR)DSS}}$.

L. $C_{\text{O(er)}}$ is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 80% $V_{\text{(BR)DSS}}$.




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS







 $\rm I_{D}\left(A\right)$ Figure 3: On-Resistance vs. Drain Current and Gate Voltage




T_J (°C) Figure 5: Break Down vs. Junction Temparature



V_{GS} (Volts) Figure 2: Transfer Characteristics



Temperature (°C)
Figure 4: On-Resistance vs. Junction Temperature





V_{SD} (Volts) Figure 6: Body-Diode Characteristics


Rev.1.1: December 2021 www.aosmd.com Page 3 of 6




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS








V_{DS} (Volts)
Figure 11: Maximum Forward Biased Safe Operating
Area (Note F)






T_{CASE} (° C)
Figure 10: Current De-rating (Note F)



TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS





Pulse Width (s)
Figure 12: Normalized Maximum Transient Thermal Impedance (Note F)

Rev.1.1: December 2021 **www.aosmd.com** Page 5 of 6





Gate Charge Test Circuit & Waveform







Resistive Switching Test Circuit & Waveforms





Unclamped Inductive Switching (UIS) Test Circuit & Waveforms





Diode Recovery Test Circuit & Waveforms

