1.0 General Description

AMI Semiconductor's AMIS-721250 (PI6050D) contact image sensor (CIS) is a selectable 600 or 1200 dot per inch (dpi) resolution linear image sensor, which employs AMI Semiconductor's proprietary CMOS image sensing technology. The sensor contains an onchip output amplifier, power-down circuitry and parallel transfer features that are uniquely combined with the present-day active-pixelsensor technology. The image sensors are designed to be cascaded end-to-end on a printed circuit board (PCB) and packaged in an image sensing module. Applications for the sensor array includes facsimiles, PC scanners, check readers, and office automation equipment.

Figure 1 is a block diagram of the sensor. Each sensor consists of 688 active pixels, their associated multiplexing switches, buffers, and an output amplifier circuit with a power down feature. The sensors pixel-pixel spacing is approximately 21.15μ m. The size of each sensor without the scribe lines is 14560μ m by 425μ m.

2.0 Key Features

- 600 or 1200dpi selectable resolutions
- 344 or 688 image sensor elements (pixels)
- 21.15µm (1200dpi) pixel center-to-center spacing (47.24dots/mm)
- On-chip amplifier
- Single 5.0V power supply
- 3.3V input clocks
- 3.0MHz maximum pixel rate
- Parallel / integrate and transfer
- Power-down circuit
- High sensitivity
- Low power
- Low noise

| ataSheet4U.c | | ▶ | | | | |
|--|---|----|--|--|--|--|
| | 5μm ← | | | | | |
| | 2 3 4 Row of 688 Pixels (1200dpi) or Selectable 342 343 34 2 3 4 Row of 344 Pixels (600dpi) and Video Line Multiplexer 686 687 68 | | | | | |
| Parallel Transfer, Storage Cells and Readout Registers | | | | | | |
| | GBST CLK SIC SC VDD VOUT VSS VREF | so | | | | |
| | | | | | | |
| | Figure 1: Sensor Block Diagram | | | | | |



3.0 Unique Features

There are six unique features incorporated into the AMIS-721250 which improve the sensor's performance.

3.1 Pixel-to-Pixel Offset Cancellation Circuit

The sensor employs a pixel-to-pixel offset cancellation circuit, which reduces the fix pattern noise (FPN), and amplifier offsets. In addition, this innovative circuit design greatly improves the optical linearity and low noise sensitivity.

3.2 Parallel Integrate, Transfer and Hold

The sensor has a parallel integrate, transfer and hold feature, which allows the sensor to be read out while photon integration is taking place. These features are approached through the use of an integrate-and-hold cell, located at each pixel site. Each pixel's charge is read from its storage site as the sensor's shift register sequentially transfers each pixel's charge onto a common video line.

3.3 Dual Scan Initiation Inputs, GBST and SI

Each sensor has two scan initiation inputs, the global start pulse (GBST) and the start pulse (SI), which are compatible with standard 3.3V CMOS clocks. These clocks help to reduce the sensor-to-sensor transition FPN by initializing and preprocessing all sensors simultaneously before they start their readout scan. The internal shift register starts the scan after GBST is clocked in on the falling edge of the clock input (CLK).

The start input control (SIC) selects the first sensor in a sequence of cascaded sensors to operate with 55 clock cycles of delay by connecting it to Vdd and to ground for all subsequent sensors. Then, only the first sensor clocks out 110 inactive pixels (55 clocks cycles) before accessing its first active pixel. During these 55 clock cycles, the first sensor and all of the subsequent cascaded sensors cycle through their pre-scan initialization process. After initialization, only the first sensor starts its read cycle with its first-active pixel appearing on the 56th clock cycle. The second and subsequent sensors await the entry of their SI. Furthermore, the first sensor's SI is left unconnected, while the subsequent sensors all have their SI's connected to the SO of their respective preceding sensor. The external scan SI is connected to all of the sensors' GBST inputs.

For example in the 1200dpi mode, when the first sensor completes its scan, its end-of-scan (SO) appears on the falling edge of 389th clock cycle after the entry of GBST and 20 pixels before its last pixel, in order to have a continuous pixel readout between sensors in a module. This SO enters as the SI clock of the second and subsequent sensors; hence all subsequent sensors will start their register scan after each of the preceding sensors completes its scan.

www.DataSheet4U.com

3.4 Power Saving

Each sensor incorporates a power-saving feature such that each chips amplifier is only turned on when its pixels are ready to be read out.

3.5 Common Reference Voltage between Cascaded Sensors

Each sensor has an input/output bias control (VREF), which serves as an offset voltage reference. Each bias control pad is connected to an internal bias source and tied to its own amplifier's reference bias input. In operation, these pads on every sensor are connected together. Each sensor then "shares" the same bias level to maintain a constant bias among all of the sensors.

3.6 Selectable Resolutions of 600dpi or 1200dpi

The switch control input (SC) is connected to ground or to Vdd to set the sensor to operate in the 600dpi or 1200dpi mode, respectively. In the 1200dpi mode, all 688 pixels are clocked out, whereas in the 600dpi mode, pixels one and two are combined, three and four are combined and so on up to pixels 687 and 688 being combined. One half of the pixel amplifiers and one half of the scanning register are then disabled. As a result, sensitivity in the 600dpi mode will be twice that of the 1200dpi mode. The 600dpi readout time will be approximately half of the 1200dpi readout time. Unlike a CCD array, both the 600dpi and 1200dpi arrays can operate with the same clock frequency.



4.0 Functional Description

4.1 Input/Output Terminals

The AMIS-721250 image sensor has ten input and output (I/O) pads. Their symbols and function descriptions are listed in Table 1.

Table 1: Input and Output Terminals


| Signal | I/O | Description |
|--------|-----|--|
| SI | I | Start pulse: Input to start a line scan (see discussion of the sensors unique features for further details) |
| GBST | I | Global start pulse: Globally initializes the start inputs of all sensors and starts the scanning process of the first sensor (see discussion of the sensors unique features for further details) |
| CLK | I | Clock: Clock input for the shift register |
| SIC | I | Start input control: Input to control the Start Pulse to the first sensor (see discussion of the sensors unique features for further details) |
| SC | I | Switch control: Selects the 600 or 1200dpi mode (see discussion of the sensors unique features for further details) |
| VDD | I | Power supply |
| VOUT | 0 | Video output voltage: Output video signal from the amplifier |
| VSS | I | Ground |
| VREF | I/O | Reference voltage: Reference input voltage for the amplifier output. Sets the output's reset (dark) level. |
| SO | 0 | End of scan pulse: Output from the shift register at the end of a scan |

www.DataSheet4U.com



4.2 Bonding Pad Layout Diagram


Figure 2 shows the bonding pad locations for the AMIS-721250 sensor.





4.3 Wafer Scribe Line

Figure 3 outlines the scribe line dimensions surrounding the sensor die on a wafer.



5.0 Electro-Optical Specifications

www.DataSheet4U.com

Table 2 lists the electro-optical specifications of the AMIS-721250 sensor at 25° C and Vdd = 5.0V.

Table 2: Electro-Optical Specifications

| Parameter | Symbol | Min. | Тур. | Max. | Units |
|---|---------|--------------|-------------|--------------|--------------------------|
| Number of pixels ⁽¹⁾ | | 344 or 688 | | 344 or 688 | |
| Pixel-to-pixel spacing (1) | | 42.3 / 21.15 | | 42.3 / 21.15 | μm |
| Sensitivity @ 600dpi ⁽²⁾ Sensitivity @ 1200dpi | Sv | | 1220 610 | | V / uJ / cm ² |
| Saturation voltage ⁽³⁾ | VSat | | 1.65 | | Volts |
| Photo-response non-uniformity (4) | Up | | | 15 | % |
| Adjacent photo-response non-uniformity ⁽⁵⁾ | Upn | | | 15 | % |
| Dark output voltage level (6) | Vd | | 1.7 | | V |
| Dark output non-uniformity (7) | Ud | | | 100 | mV |
| Random thermal noise (rms) ⁽⁸⁾ | Vno | | 3.0 | | mV |
| Sensor-to-sensor photo-response non-uniformity ⁽⁹⁾ | Usensor | | | 10 | % |
| Photo response linearity ⁽¹⁰⁾ | PRL | | | 2 | % |
| Analog output drive current | lout | | >1.0 | | mA |

Notes for Table 2 are listed on the next page under "Definitions of Electro-Optical Specifications".



5.1 Definitions of Electro-optical Specifications

All electrical specifications are measured at a pixel rate of 2.5MHz, a temperature of 25[°]C, Vdd=5.0V, Vref=1.7V and at an integration time of 2.2ms for 600dpi and 4.4ms for 1200dpi. The average output voltage (Vpavg) is adjusted to approximately 1.0V, unless stated otherwise. The modules' internal Green LED (525 ± 20nm) was used as the light source for measurements requiring illumination. As a guideline, the recommended load on the output should be $1K\Omega$ <RL<10k Ω . All measurements were taken with a 2k Ω load on the output.

- The switch control input (SC) is connected to ground or to Vdd to set the sensor to operate in the 600dpi or 1200dpi mode, respectively. In the 1200dpi mode, all 688 pixels are clocked out, whereas in the 600dpi mode, pixels one and two are combined, three and four are combined and so on up to pixels 687 and 688 being combined. One half of the pixel amplifiers and one half of the scanning register are then disabled. As a result, sensitivity in the 600dpi mode will be twice that of the 1200dpi mode. The 600dpi readout time will be approximately half of the 1200dpi readout time.
- 2. Sensitivity (Sv) is defined as the slope of the Vpavg vs. Exposure curve.
- 3. Saturation voltage (VSat) is defined as the maximum video output voltage swing measured from the dark level to the saturation level. It is measured by using the module LED light source with the module imaging a uniform white target. The LED light level is increased until the output voltage no longer increases with an increase in the LED brightness. The dark level is set by the voltage on VREF and is recommended to be set externally to a voltage of 1.7V for optimal module operation.
- 4. Photo-response non-uniformity (Up+, Up-, Up_total): Up+ = ((Vpmax-Vpavg)/Vpavg) x 100%, Up- = ((Vpavg-Vpmin)/Vpavg) x 100%, and Up_total is the absolute value of (Up+) + (Up-), where Vpmax is the maximum pixel output voltage in the light, Vpmin is the minimum pixel output voltage in the light and Vpavg is average output voltage of all pixels in the light.
- 5. Total photo-response non-uniformity (Up_total).
- Adjacent photo-response non-uniformity (Upn): Upn = ABS (Max ((Vpn Vpn+1) / Min (Vpn, Vpn+1))) x 100%, where Vpn is the pixel output voltage of pixel n in the light.
- 7. Dark output voltage (Vd): Vd is the average dark output level and is essentially the offset level of the video output in the dark. The dark level is set by the voltage on VREF and is recommended to be set externally to a voltage of 1.7V for optimal module operation.
- 8. Dark output non-uniformity (Ud): Ud = Vdmax-Vdmin, where Vdmax is the maximum pixel output voltage in the dark and Vdmin is the minimum pixel output voltage in the dark.
- Random thermal noise (rms), (Vno) is the standard deviation of n pixels in the dark. A sample size n = 64 was used. A 3mV rms value has a peak-peak equivalent of 18mV.
- 10. Sensor-to-sensor photo-response non-uniformity (Usensor). Usensor = (Vpavg Wavg) / Wavg), where Wavg is the average output of all sensors on the same wafer that pass all other specifications.
- 11. Photo-response linearity (PRL): Photo-response linearity is defined as the max. deviation of response compared to a best fit line. The data points plotted are those that lie within 10 percent of the saturation level and 90 percent of the saturation level. Outside these ranges the module is approaching non-linearity.

6.0 Recommended Operating Conditions

Table 3 lists the recommended operating conditions @ 25 C.

Table 3: Recommended Operating Conditions @ 25 C

| Parameter | Symbol | Min. | Тур. | Max. | Units |
|--|---------------------------|------|------|------|----------|
| Power supply | Vdd | 4.5 | 5.0 | 5.5 | V |
| ∧Clock input voltage high level ⁽¹⁾ | | 3.1 | 3.3 | 3.5 | V |
| Clock input voltage low level (1) | | 0 | 0 | 0.8 | V |
| Power supply current | IDD (sensor selected) | | 8 | 10 | mA |
| | IDD (sensor not selected) | | 4 | 5 | mA |
| Reference voltage (2) | VREF | 1.3 | 1.7 | 1.7 | V |
| Clock frequency ⁽³⁾ | | 0.25 | 1.25 | 1.5 | MHz |
| Pixel rate (4) | | 0.5 | 2.5 | 3.0 | MHz |
| Integration time (line scan rate) ⁽⁵⁾ | | 248 | | | |
| First die | Tint | 240 | | | μS |
| Subsequent die | | 230 | | | μs / die |
| Clock pulse duty cycle ⁽⁶⁾ | | | 50 | | % |

Notes:

1. This applies to all clocks; GBST, SI and CLK, the CLK line having a capacitance of approximately 20pF.

2. The dark level is set by the voltage on VREF and is recommended to be set externally to a voltage of 1.7V for optimal module operation.

 Although the device will operate with a pixel rate of less than 500kHz, it is recommended that the device be operated above 500kHz to maintain performance characteristics. Operating below 500kHz may result in leakage current degradation.

4. Two pixels are clocked out for every clock cycle.

5. Tint is the integration time of a single sensor and is the time between two start pulses. The minimum integration time is the time it takes to clock out 55 inactive pixels and 688 active pixels for the 1200dpi mode, or 55 inactive pixels and 344 active pixels for the 600dpi mode, at a given frequency. However, if several sensors are cascaded together in a module then the minimum integration time for the 1200dpi mode is the time it takes to clock out 55 inactive pixels and 688 active pixels from the first sensor and 688 pixels from each of all subsequent sensors, at a given frequency. Similarly, for cascaded sensors in the 600dpi mode, the minimum integration time is the time it takes to clock out 55 inactive pixels from the first sensor and 688 pixels from each of all subsequent sensors, at a given frequency. Similarly, for cascaded sensors in the 600dpi mode, the minimum integration time is the time it takes to clock out 55 inactive pixels from the first sensor and 344 pixels from each of all subsequent sensors, at a given frequency.

6. The clock duty cycle is defined as the ratio of the positive duration of the clock to its period.

7.0 Absolute Maximum Ratings

Table 4 lists the absolute maximum ratings.

| Table 4 [.] | Absolute | Maximum | Ratings |
|----------------------|-----------|---------|---------|
| Tuble 4. | 710001010 | maximum | ruungo |

| Parameter | Max. | Units |
|------------------------------------|------------|-------|
| Power supply voltage (Vdd) | 8 | V |
| Clock input voltage high level (1) | Vdd + 0.5 | V |
| Clock input voltage low level (1) | -0.5 | V |
| Operating temperature | -10 to +50 | °C |
| Operating humidity | +10 to +85 | RH% |
| Storage temperature | -25 to +75 | °C |
| Storage humidity | +10 to +90 | RH% |

Note:

Applies to all clocks; GBST, SI and CLK.

8.0 Timing Requirements

Table 5 lists the timing requirements for the 600 and 1200dpi modes, and their associated timing diagrams are shown in Figures 4-9.

| Table 5: Timing Requirements | | | | | |
|---|--------|------|------|------|-------|
| Parameter | Symbol | Min. | Тур. | Max. | Units |
| Clock (CLK) period | CLKp | 666 | 800 | 4000 | ns |
| Clock (CLK) pulse width | CLKpw | | 400 | | ns |
| Clock (CLK) duty cycle | | | 50 | | % |
| Data setup time ⁽¹⁾ | Tset | 20 | | | ns |
| Data hold time ⁽¹⁾ | Thold | 25 | | | ns |
| Clock (CLK) rise time (2) | CLKrt | 70 | | | ns |
| Clock (CLK) fall time (2) | CLKft | 70 | | | ns |
| End of scan (SO) rise time ⁽²⁾ | SOrt | | | 50 | ns |
| End of scan (SO) fall time ⁽²⁾ | SOft | | | 50 | ns |
| Global start (GBST) rise time $^{\scriptscriptstyle (3)}$ | GBSTrt | 70 | | | ns |
| Global start (GBST) fall time ⁽³⁾ | GBSTft | 70 | | | ns |
| Pixel rise time ^(4,5) | Prt | | | 100 | ns |
| Pixel fall time (4,5) | Pft | | | 30 | ns |

Notes:

 The shift register will load on all falling CLK edges, so setup and hold times (Tset, Thold) are needed to prevent the loading of multiple start pulses. This would occur if the GBST remains high during two fallings edges of the CLK signal. See Figure 7.

SI starts the register scanning and the first active pixel is read out on the 56th clock of the CLK signal. However, when multiple sensors are sequentially scanned, as in CIS modules, the SO from the predecessor sensor becomes the SI to the subsequent sensor, hence the SI clock = the SO clock.


3. As discussed under the third unique feature, the GBST starts the initialization process and preprocesses all sensors simultaneously in the first 55 clock cycles (110 pixels) before the first pixel is scanned onto the video line from the first sensor.


4. The transition between pixels does not always reach the dark offset level as shown in the timing diagrams, see Vout. The timing diagrams show the transition doing so for illustration purposes; however a stable pixel sampling point does exist for every pixel.

5. The pixel rise time is defined as the time from when the CLK's rising edge has reached 50 percent of its maximum amplitude to the point when a pixel has reached 90 percent of its maximum amplitude. The pixel fall time is defined as the time from when a pixel's charge begins to decrease from its maximum amplitude to within 10 percent of the lowest point before the next pixel begins to rise.

Figures 4 and 5 show the initialization of the first sensor in relation to its subsequent cascaded sensors. The SIC selects the first sensor to operate with 55 clock cycles of delay by connecting it to Vdd on the first sensor and to ground for all of the subsequent sensors. Hence the first sensor will operate with 110 inactive pixels being clocked out before its first active pixel is clocked out.









Figures 6 and 7 detail the timing of the CLK, GBST, Vout, and SI/SO signals in further detail, which have the same timing requirements for both the 600 and 1200dpi modes. The rise and fall times are listed in Table 5. In Figure 7, note that pixel 111 is the first active pixel.



AMIS-721250: Contact Image Sensor







Figures 8 and 9 show the timing of the SI/SO, which comes out in line with the 324th pixel for the 600dpi mode and with the 668th pixel for the 1200dpi mode. The SO from the first sensor enters as the SI clock of the second and subsequent sensors; hence all subsequent sensors will start their register scan after each of the preceding sensors completes its scan.

The last active pixel of each sensor is the 344th pixel for the 600dpi mode and 688th pixel for the 1200dpi mode.



AMIS-721250: Contact Image Sensor







9.0 Example of a CIS Module using Cascaded AMIS-721250 Image Sensors

Figure 10 shows a typical schematic of a CIS module with 15 AMIS-721250 image sensors serially cascaded together.




Figure 10: CIS Module with AMIS-721250 Image Sensors



10.0 Company or Product Inquiries

For more information about AMI Semiconductor, our technology and our product, visit our Web site at: http://www.amis.com

North America Tel: +1.208.233.4690 Fax: +1.208.234.6795

Europe Tel: +32 (0) 55.33.22.11 Fax: +32 (0) 55.31.81.12

www.DataSheet4U.com

Production Technical Data - The information contained in this document applies to a product in production. AMI Semiconductor and its subsidiaries ("AMIS") have made every effort to ensure that the information is accurate and reliable. However, the characteristics and specifications of the product are subject to change without notice and the information is provided "AS IS" without warranty of any kind (express or implied). Customers are advised to obtain the latest version of relevant information to verify that data being relied on is the most current and complete. AMIS reserves the right to discontinue production and change specifications and prices at any time and without notice. Products sold by AMIS are covered by the warranty and patent indemnification provisions appearing in its Terms of Sale only. AMIS makes no other warranty, express or implied, and disclaims the warranties of noninfringement, merchantability, or fitness for a particular purpose. AMI Semiconductor's products are intended for use in ordinary commercial applications. These products are not designed, authorized, or warranted to be suitable for use in life-support systems or other critical applications where malfunction may cause personal injury. Inclusion of AMIS products in such applications is understood to be fully at the customer's risk. Applications requiring extended temperature range, operation in unusual environmental conditions, or high reliability, such as military or medical life-support, are specifically not recommended without additional processing by AMIS for such applications. Copyright © 2005 AMI Semiconductor, Inc.

